Atmel

AT25010B, AT25020B, AT25040B

SPI Serial EEPROM 1K (128x8), 2K (256x8), 4K (512x8)

DATASHEET

Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
 - Data Sheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
 - V_{CC} = 1.8V to 5.5V
- 20MHz Clock Rate (5V)
- 8-byte Page Mode
- Block Write Protection
 - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5ms max)
- High Reliability
 - Endurance: 1,000,000 Write Cycles
 - Data Retention: 100 Years
- Green (Pb/Halogen-free/RoHS Compliant) Packaging Options
- Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers

Description

The Atmel[®] AT25010B/020B/040B provides 1,024/2,048/4,096 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25010B/020B/040B is available in space saving, JEDEC SOIC, UDFN, TSSOP, XDFN, and VFBGA packages.


The AT25010B/020B/040B is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3-Wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block Write protection is enabled by programming the status register with one of four blocks of Write Protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware Data Protection is provided via the $\overline{\text{WP}}$ pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

1. Pin Configurations

Table 1-1. Pin Configurations

Pin Name	Function
CS	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
V _{CC}	Power Supply
WP	Write Protect
HOLD	Suspends Serial Input



Note: Drawings are not to scale.

2. Absolute Maximum Ratings*


Operating Temperature40°C to + 125°C
Storage Temperature65°C to + 150°C
Voltage on any pin with respect to ground1V to + 7V
Maximum Operating Voltage
DC Output Current 5mA

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



3. Block Diagram

Figure 3-1. Block Diagram





4. Electrical Characteristics

4.1 Pin Capacitance

Table 4-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1MHz, $V_{CC} = +5V$ (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (\overline{CS} , SCK, SI, \overline{WP} , \overline{HOLD})	6	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

4.2 DC Characteristics

Table 4-2. DC Characteristics

Applicable over recommended operating range from: T_{AI} = -40°C to +85°C, V_{CC} = +1.8V to +5.5V, (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage		2.5		5.5	V	
V _{CC3}	Supply Voltage			4.5		5.5	V
I _{CC1}	Supply Current	V _{CC} = 5V at 20MHz SO = Open, Read		8.5	10	mA	
I _{CC2}	Supply Current	V _{CC} = 5V at 10MHz SO = Open, Read, W		4.5	5	mA	
I _{CC3}	Supply Current	V _{CC} = 5V at 1MHz SO = Open, Read, W	V _{CC} = 5V at 1MHz SO = Open, Read, Write		2	3	mA
I _{SB1}	Standby Current	V_{CC} = 1.8V, \overline{CS} = V_{CC}	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$		0.1	0.5	μA
I _{SB2}	Standby Current	V_{CC} = 2.5V, \overline{CS} = V_{CC}	0		0.2	1	μA
I _{SB3}	Standby Current	V_{CC} = 5V, \overline{CS} = V_{CC}			2	3.5	μA
I _{IL}	Input Leakage	V_{IN} = 0V to V_{CC}		-3			μA
I _{OL}	Output Leakage	V_{IN} = 0V to V_{CC} T_{AC} = 0°C to 70°C		-3		3	μA
V _{IL} ⁽¹⁾	Input Low-voltage			-0.6		V _{CC} x 0.3	V
V _{IH} ⁽¹⁾	Input High-voltage			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL1}	Output Low-voltage	$3.6V \leq V_{CC} \leq 5.5V$	I _{OL} = 3mA			0.4	V
V _{OH1}	Output High-voltage	$3.6V \leq V_{CC} \leq 5.5V$	I _{OH} = -1.60mA	$V_{CC} - 0.8$			V
V _{OL2}	Output Low-voltage	$1.8V \leq V_{CC} \leq 3.6V$	I _{OL} = 0.15mA			0.2	V
V _{OH2}	Output High-voltage	$1.8V \leq V_{CC} \leq 3.6V$	Ι _{ΟΗ} = -100μΑ	$V_{CC} - 0.2$			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.



4.3 AC Characteristics

Table 4-3.AC Characteristics

Applicable over recommended operating range from T_{AI} = -40 to +85°C, V_{CC} = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Мах	Units
f _{SCK}	SCK Clock Frequency	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	0 0 0	20 10 5	MHz
t _{RI}	Input Rise Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5		2 2 2	μs
t _{FI}	Input Fall Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5		2 2 2	μs
t _{WH}	SCK High Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	20 40 80		ns
t _{WL}	SCK Low Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	20 40 80		ns
t _{cs}	CS High Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	100 100 200		ns
t _{css}	CS Setup Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	100 100 200		ns
t _{CSH}	CS Hold Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	100 100 200		ns
t _{su}	Data In Setup Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	20 40 80		ns
t _H	Data In Hold Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	20 40 80		ns
t _{HD}	Hold Setup Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	20 40 80		ns
t _{CD}	Hold Hold Time	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5	20 40 80		ns
t _v	Output Valid	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	0 0 0	20 40 80	ns
t _{HO}	Output Hold Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	0 0 0		ns



Table 4-3. AC Characteristics (Continued)

Applicable over recommended operating range from T_{AI} = -40 to +85°C, V_{CC} = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Мах	Units
t _{LZ}	Hold to Output Low Z	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5	0 0 0	25 50 100	ns
t _{HZ}	Hold to Output High Z	4.5 - 5.5 2.5 - 5.5 1.8 - 5.5		25 50 100	ns
t _{DIS}	Output Disable Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5		25 50 100	ns
t _{wc}	Write Cycle Time	4.5 – 5.5 2.5 – 5.5 1.8 – 5.5		5 5 5	ms
Endurance ⁽¹⁾	5V, 25°C, Page Mode		1,000,000		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

5. Serial Interface Description

Master: The device that generates the serial clock.

Slave: Because the Serial Clock pin (SCK) is always an input, the AT25010B/020B/040B always operates as a slave.

Transmitter/Receiver: The AT25010B/020B/040B has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

Serial Opcode: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the opcode which defines the operations to be performed. The opcode also contains address bit A8 in both the read and write instructions for the AT25040B.

Invalid Opcode: If an invalid opcode is received, no data will be shifted into the AT25010B/020B/040B, and the serial output pin (SO) will remain in a high-impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.


Chip Select: The AT25010B/020B/040B is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the SO pin will remain in a high impedance state.

Hold: The $\overline{\text{HOLD}}$ pin is used in conjunction with the $\overline{\text{CS}}$ pin to select the AT25010B/020B/040B. When the device is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the $\overline{\text{HOLD}}$ pin must be brought low while the SCK pin is low. To resume serial communication, the $\overline{\text{HOLD}}$ pin is brought high while the SCK pin is low (SCK may still toggle during $\overline{\text{HOLD}}$). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

Write Protect: The write protect pin (\overline{WP}) will allow normal read/write operations when held high. When the \overline{WP} pin is brought low, all write operations are inhibited.

 $\overline{\text{WP}}$ going low while $\overline{\text{CS}}$ is still low will interrupt a write to the AT25010B/020B/040B. If the internal write cycle has already been initiated, $\overline{\text{WP}}$ going low will have no effect on any write operation.





6. Functional Description

The AT25010B/020B/040B is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25010B/020B/040B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Figure 6-1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low \overline{CS} transition.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 A011	Read Data from Memory Array
WRITE	0000 A010	Write Data to Memory Array

Table 6-1. Instruction Set for the AT25010B/020B/040B

Note: 1. "A" represents MSB address bit A8 for the AT25040B.

Write Enable (WREN): The device will power-up in the Write Disable state when V_{CC} is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The \overline{WP} pin must be held high during a WREN instruction.

Write Disable (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the \overline{WP} pin.

Read Status Register (RDSR): The Read Status Register instruction provides access to the status register. The Read/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6-2. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	Х	Х	Х	BP1	BP0	WEN	RDY

Table 6-3. Read Status Register Bit Definition

Bit	Definition				
Bit 0 (RDY)	Bit $0 = 0$ (\overline{RDY}) indicates the device is ready. Bit $0 = 1$ indicates the write cycle is in progress.				
Bit 1 (WEN)	Bit 1 = 0 indicates the device <i>is not</i> write enabled. Bit 1 = 1 indicates the device is write enabled.				
Bit 2 (BP0)	See Table 6-4.				
Bit 3 (BP1)	See Table 6-4.				
Bits 4 – 7 are zeros when de	Bits 4 – 7 are zeros when device is not in an internal write cycle.				
Bits 0 – 7 are ones during ar	n internal write cycle.				



Write Status Register (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010B/020B/040B is divided into four array segments. None, one-quarter ($\frac{1}{4}$), one-half ($\frac{1}{2}$), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read-only. The block write protection levels and corresponding status register control bits are shown in Table 6-4.

Bits BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN, t_{WC} , RDSR).

	Status Re	gister Bits	Array Addresses Protected			
Level	BP1	BP0	AT25010B	AT25020B	AT25040B	
0	0	0	None	None	None	
1 (¼)	0	1	60 – 7F	C0 – FF	180 – 1FF	
2 (1/2)	1	0	40 – 7F	80 – FF	100 – 1FF	
3 (All)	1	1	00 – 7F	00 – FF	000 – 1FF	

Table 6-4.Block Write Protect Bits

Read Sequence (READ): Reading the AT25010B/020B/040B via the SO pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the Read opcode (including A8 for the AT25040B) is transmitted via the SI line followed by the byte address to be read (A7 – A0). Upon completion, any data on the SI line will be ignored. The data (D7 – D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The Read Sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll-over to the lowest address allowing the entire memory to be read in one continuous read cycle.

Write Sequence (WRITE): In order to program the AT25010B/020B/040B, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device *must be write enabled* via the WREN instruction. Then a Write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the Write opcode (including A8 for the AT25040B) is transmitted via the SI line followed by the byte address (A7 – A0) and the data (D7 – D0) to be programmed. Programming will start after the \overline{CS} pin is brought high. The low-to-high transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.


The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = 1, the write cycle is still in progress. If Bit 0 = 0, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.


The AT25010B/020B/040B is capable of an 8-byte Page Write operation. After each byte of data is received, the three low-order address bits are internally incremented by one; the six high-order bits of the address will remain constant. If more than eight bytes of data are transmitted, the address counter will roll-over and the previously written data will be overwritten. The AT25010B/020B/040B is automatically returned to the Write Disable state at the completion of a write cycle.

Note: If the \overline{WP} pin is brought low or if the device is not Write Enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new CS falling edge is required to reinitiate the serial communication.

7. Timing Diagrams





































Atmel

8. Ordering Code Detail



WDT = Die in Tape and Reel



9. Part Markings

	8-1	ead SOIC		8-lead TSSOP	8-pad UDFN		
		ATMLHYW ###% AAAAAA •		ATHYWW ###% @ AAAAAAA	2.0 x 3.0 mm Body ### H%@ YXX ●		
	8-t	oall VFBGA		8-pad XDFN			
	1.5	x 2.0 mm Body		1.8 x 2.2 mm Body	-		
		###U YMXX PIN 1]	### YXX •			
_		designates pin 1 lackage drawings are not to tion	o scale		_		
AT25010B AT25020B AT25040B				Truncation Code ###: 51B Truncation Code ###: 52B Truncation Code ###: 54B			
	s				Voltages		
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016	8: 2018 9: 2019 0: 2020 1: 2021	M = Month A: January B: Februar L: Decemb	У	Truncation Code ###: 52B	mbly % =	Minimum Voltage 1.8V min	
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016 7: 2017 Country of	8: 2018 9: 2019 0: 2020 1: 2021 Assembly	A: January B: Februar L: Decemb	У	Truncation Code ###: 52B Truncation Code ###: 54B WW = Work Week of Asser 02: Week 2 04: Week 4 52: Week 52	nbly % = L:		
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016 7: 2017 Country of @ = Country	8: 2018 9: 2019 0: 2020 1: 2021 Assembly y of Assembly	A: January B: Februar L: Decemb	y per Lot Nu	Truncation Code ###: 52B Truncation Code ###: 54B WW = Work Week of Asser 02: Week 2 04: Week 4 52: Week 52	nbly % = L: Grade/Le H: U:	1.8V min ad Finish Material Industrial/NiPdAu Industrial/Matte Tin/Sn/	AgC
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016 7: 2017 Country of @ = Country Trace Code XX = Trace	8: 2018 9: 2019 0: 2020 1: 2021 Assembly y of Assembly	A: January B: Februar L: Decemb	y Der Lot Nu AAA/	Truncation Code ###: 52B Truncation Code ###: 54B WW = Work Week of Asser 02: Week 2 04: Week 4 52: Week 52 Imber A = Atmel Wafer Lot Number	nbly % = L: Grade/Le H: U: Atmel Tru	1.8V min ad Finish Material Industrial/NiPdAu Industrial/Matte Tin/Sn/ uncation Atmel Atmel	AgC
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016 7: 2017 Country of @ = Country Trace Code XX = Trace	8: 2018 9: 2019 0: 2020 1: 2021 Assembly y of Assembly	A: January B: Februar L: Decemb	y Der Lot Nu AAA/	Truncation Code ###: 52B Truncation Code ###: 54B WW = Work Week of Asser 02: Week 2 04: Week 4 52: Week 52 Imber A = Atmel Wafer Lot Number	nbly % = L: L: Grade/Let H: U: U: Atmel Tri AT: ATM: ATM:	1.8V min ad Finish Material Industrial/NiPdAu Industrial/Matte Tin/Sn/ uncation Atmel Atmel Atmel	
AT25020B AT25040B Date Codes Y = Year 4: 2014 5: 2015 6: 2016 7: 2017 Country of @ = Country Trace Code XX = Trace	8: 2018 9: 2019 0: 2020 1: 2021 Assembly y of Assembly	A: January B: Februar L: Decemb	y Der Lot Nu AAA/	Truncation Code ###: 52B Truncation Code ###: 54B WW = Work Week of Asser 02: Week 2 04: Week 4 52: Week 52 Imber A = Atmel Wafer Lot Number	nbly % = L: L: Grade/Let H: U: U: Atmel Tri AT: ATM: ATM:	1.8V min ad Finish Material Industrial/NiPdAu Industrial/Matte Tin/Sn/ uncation Atmel Atmel Atmel	4gC

Atmel

10. Ordering Information

			Delivery I	Operation	
Atmel Ordering Code	Lead Finish	Package	Form	Quantity	Range
AT25010B-SSHL-B		004	Bulk (Tubes)	100 per Tube	
AT25010B-SSHL-T		8S1	Tape and Reel	4,000 per Reel	
AT25010B-XHL-B		0)/	Bulk (Tubes)	100 per Tube	-
AT25010B-XHL-T	NiPdAu (Lead-free/Halogen-free)	8X	Tape and Reel	5,000 per Reel	-
AT25010B-MAHL-T	(0144.2	Tape and Reel	5,000 per Reel	Industrial Temperature
AT25010B-MAHL-E	_	8MA2	Tape and Reel	15,000 per Reel	(-40 to 85°C
AT25010B-MEHL-T		8ME1	Tape and Reel	5,000 per Reel	
AT25010B-CUL-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel	-
AT25010B-WWU11L ⁽¹⁾	N/A	Wafer	No	ote 1	-
AT25020B-SSHL-B			Bulk (Tubes)	100 per Tube	
AT25020B-SSHL-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	-
AT25020B-XHL-B			Bulk (Tubes)	100 per Tube	-
AT25020B-XHL-T		8X	Tape and Reel	5,000 per Reel	-
AT25020B-MAHL-T			Tape and Reel	5,000 per Reel	Industrial Temperature
AT25020B-MAHL-E	_	8MA2	Tape and Reel	15,000 per Reel	(-40 to 85°C
AT25020B-MEHL-T	_	8ME1	Tape and Reel	5,000 per Reel	-
AT25020B-CUL-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel	-
AT25020B-WWU11L ⁽¹⁾	N/A	Wafer	No	ote 1	-
AT25040B-SSHL-B			Bulk (Tubes)	100 per Tube	
AT25040B-SSHL-T	_	8S1	Tape and Reel	4,000 per Reel	-
AT25040B-XHL-B	_		Bulk (Tubes)	100 per Tube	-
AT25040B-XHL-T	NiPdAu	8X	Tape and Reel	5,000 per Reel	-
AT25040B-MAHL-T	(Lead-free/Halogen-free)		Tape and Reel	5,000 per Reel	Industrial
AT25040B-MAHL-E	_	8MA2	Tape and Reel	15,000 per Reel	Temperatur (-40 to 85°C
AT25040B-MEHL-T		8ME1	Tape and Reel	5,000 per Reel	
AT25040B-CUL-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel	
AT25040B-WWU11L ⁽¹⁾	N/A	Wafer	No	ote 1	

Note: 1. Contact Atmel Sales for Wafer sales.


Atmel

Package Type			
8S1	8-lead, 0.15" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)		
8X	8-lead, 4.40mm body, Plastic Thin Shrink Small Outline Package (TSSOP)		
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Plastic Ultra Thin Dual Flat No Lead (UDFN)		
8ME1	8-pad, 1.80mm x 2.20mm body, 0.40mm pitch, Extra Thin Dual Flat No Lead (XDFN)		
8U3-1	8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, Die Ball Grid Array (VFBGA)		




11. Packaging Information

11.1 8S1 — 8-lead JEDEC SOIC




11.2 8X — 8-lead TSSOP




Atmel

11.3 8MA2 — 8-pad UDFN




11.4 8ME1 — 8-pad XDFN



Atmel

11.5 8U3-1 - 8-ball VFBGA



12. Revision History

Doc. Rev.	Date	Comments
8707F	01/2015	Add the UDFN Expanded Quantity Option. Update the 8MA2 package outline drawing and the ordering information section.
8707E	05/2014	Update part markings, package drawings, package 8A2 to 8X, template, logos, and disclaimer page. No change to functional specification.
8707D	04/2013	Correct WRSR waveform figure 4-5, bit 7 is not writable. Update Atmel logos and disclaimer page.
8707C	06/2011	Correct AT25040B-SSHL marking detail. Replace 8A2 package drawing with version E.
8707B	10/2010	Remove Preliminary.
8707B	03/2010	Replace 8Y6 with 8MA2.
8707A	02/2010	Initial document release.



Atmel Enabling Unlimited Possibilities



Т

Atmel Corporation 1600

1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(4

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-8707F-SEEPROM-AT25010B-020B-040B-Datasheet_012015.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.