#### **Feature**

- Operating voltage: 2.4V~5.5VInternal 32kHz RC oscillator
- Bias: 1/3 or 1/4; Duty: 1/4 or 1/8
- Internal LCD bias generation with voltage-follower buffers
- I2C interface
- Two selectable LCD frame frequencies: 80Hz or 160Hz
- Up to 16×8 bits RAM for display data storage
- · Display patterns:
  - 20×4 patterns: 20 segments and 4 commons
  - 16×8 patterns: 16 segments and 8 commons
- Versatile blinking modes
- · R/W address auto increment
- Internal 16-step voltage adjustment to adjust LCD operating voltage
- Low power consumption
- Provides the VLCD pin to adjust LCD operating voltage
- · Manufactured in silicon gate CMOS process
- Package types: 20/24/28-pin SOP/SSOP and 16-pin NSOP

## **Applications**

- Electronic meter
- · Water meter
- · Gas meter
- · Heat energy meter
- · Household appliance
- Games
- Telephone
- · Consumer electronics


## **General Description**

The HT16C21A device is a memory mapping and multi-function LCD controller/driver. The display segments of the device are 80 patterns (20 segments and 4 commons) or 128 patterns (16 segments and 8 commons). The software configuration feature of the HT16C21A device makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16C21A device communicates with most microprocessors/microcontrollers via a two-line bidirectional I<sup>2</sup>C interface.


Rev. 1.20 1 November 24, 2022



### **Block Diagram**



## **Pin Assignment**






## **Pin Description**

Pin Name	Туре	Description
SDA	I/O	Serial data input/output for I <sup>2</sup> C interface
SCL	ı	Serial clock input for I <sup>2</sup> C interface
VDD	_	Positive power supply
VSS	_	Negative power supply, ground
		One external resistor is connected between the VLCD pin and the VDD pin to determine the bias voltage for the package with a VLCD pin. Internal voltage adjustment function is disabled
VLCD	_	<ul> <li>Internal voltage adjustment function can be used to adjust the V<sub>LCD</sub> voltage. If the VLCD pin is used as voltage detection pin, an external power supply should not be applied to the VLCD pin</li> </ul>
		An external MCU can detect the voltage of the VLCD pin and program the internal voltage adjustment for the packages with a VLCD pin
COM0~COM3	0	LCD common outputs
COM4/SEG0~COM7/SEG3	0	LCD common/segment multiplexed driver outputs
SEG4~SEG19	0	LCD segment outputs

## **Approximate Internal Connections**



## **Absolute Maximum Ratings**

Supply voltage	$V_{SS}$ = 0.3V to $V_{SS}$ + 6.5V
Input voltage	$V_{SS}$ =0.3V to $V_{DD}$ +0.3V
Storage temperature	-60°C to +150°C
Operating temperature	-40°C to +85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.20 3 November 24, 2022



# D.C. Characteristics

 $V_{SS}$ =0V;  $V_{DD}$ =2.4V~5.5V;  $V_{LCD}$ =2.4V~5.5V; Ta=-40°C~85°C

Cumbal	Dovemeter		Test Condition	Min	Tres	Mey	l lmi4
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Condition	Min.	Тур.	Max.	Unit
$V_{DD}$	Operating Voltage		_	2.4	_	5.5	V
$V_{\text{LCD}}$	Operating Voltage	_	_	_	_	$V_{DD}$	V
I <sub>DD</sub>	Operating Current	3V	No load, V <sub>LCD</sub> =V <sub>DD</sub> , 1/3 bias, f <sub>LCD</sub> =80Hz, LCD display on,	_	18	36	μA
IDD	Operating Current	5V	internal system oscillator on, DA0~DA3 are set to "0000"	_	25	50	μA
I <sub>DD1</sub>	Operating Current	3V	No load, V <sub>LCD</sub> =V <sub>DD</sub> , 1/3 bias f <sub>LCD</sub> =80Hz, LCD display off,	_	2	5	μA
IDD1	Operating Current	5V	internal system oscillator on, DA0~DA3 are set to "0000"	_	4	10	μΑ
	Standby Current	3V	No load, V <sub>LCD</sub> =V <sub>DD</sub> , LCD display	_	_	1	μΑ
I <sub>STB</sub>	Standby Current		off, internal system oscillator off	_	_	2	μΑ
V <sub>IH</sub>	Input High Voltage	_	SDA ,SCL	0.7V <sub>DD</sub>	_	$V_{DD}$	V
V <sub>IL</sub>	Input Low Voltage	_	SDA, SCL	0	_	0.3V <sub>DD</sub>	V
IIL	Input Leakage Current	_	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub>	-1	_	1	μΑ
I <sub>OL</sub>	Low Level Output Current	3V	V <sub>OL</sub> =0.4V, SDA	3		_	mA
IOL	Low Level Output Current	5V	Vol-0.4V, SDA	6		_	mA
l <sub>OL1</sub>	LCD COM Sink Current	3V	V <sub>LCD</sub> =3V, V <sub>OL</sub> =0.3V	250	400	_	μΑ
IOL1	LCD COW SINK CUITER	5V	V <sub>LCD</sub> =5V, V <sub>OL</sub> =0.5V	500	800	_	μΑ
	LCD COM Source Current	3V	V <sub>LCD</sub> =3V, V <sub>OH</sub> =2.7V	-140	-230	_	μΑ
I <sub>OH1</sub>	LCD COM Source Current	5V	V <sub>LCD</sub> =5V, V <sub>OH</sub> =4.5V	-300	-500	_	μA
L	LCD SEG Sink Current	3V	V <sub>LCD</sub> =3V, V <sub>OL</sub> =0.3V	250	400	_	μΑ
I <sub>OL2</sub>	LCD SEG SHIK CUITEIN	5V	V <sub>LCD</sub> =5V, V <sub>OL</sub> =0.5V	500	800	_	μΑ
I <sub>OH2</sub>	LCD SEG Source Current	3V	V <sub>LCD</sub> =3V, V <sub>OH</sub> =2.7V	-140	-230	_	μΑ
IOH2	LOD SEG Source Current	5V	V <sub>LCD</sub> =5V, V <sub>OH</sub> =4.5V	-300	-500	_	μΑ

## A.C. Characteristics

V<sub>SS</sub>=0V; V<sub>DD</sub>=2.4V~5.5V; V<sub>LCD</sub>=2.4V~5.5V; Ta=-40~85°C

Symbol	Parameter		Test Condition	Min.	Tun	Max.	Unit
Symbol	Farameter	<b>V</b> <sub>DD</sub>	Condition	IVIIII.	Тур.	IVIAX.	Ullit
f <sub>LCD1</sub>	LCD Frame Frequency	4V	1/4 duty, Ta=25°C	72	80	88	Hz
f <sub>LCD2</sub>	LCD Frame Frequency	4V	1/4 duty, Ta=25°C	144	160	176	Hz
f <sub>LCD3</sub>	LCD Frame Frequency	4V	1/4 duty, Ta=-40°C~+85°C	52	80	124	Hz
f <sub>LCD4</sub>	LCD Frame Frequency	4V	1/4 duty, Ta=-40°C~+85°C	104	160	248	Hz
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR <sub>VDD</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.05	_	_	V/ms
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ to Remain at $V_{\text{POR}}$ to Ensure Power-on Reset	_	_	10	_	_	ms

Rev. 1.20 4 November 24, 2022




## A.C. Characteristics - I<sup>2</sup>C Interface

Counch al	Downwater	Condition	V <sub>DD</sub> =2.4	V~5.5V	V <sub>DD</sub> =3.0	V~5.5V	I I m ! 4
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Unit
f <sub>SCL</sub>	Clock Frequency	_	_	100	_	400	kHz
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t <sub>HD:</sub> STA	Start Condition Hold Time	After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t <sub>LOW</sub>	SCL Low Time	_	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	SCL High Time	_	4.0	_	0.6	_	μs
tsu: sta	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t <sub>HD: DAT</sub>	Data Hold Time	_	0	_	0	_	ns
t <sub>SU: DAT</sub>	Data Setup Time	_	250	_	100	_	ns
t <sub>R</sub>	SDA and SCL Rising Time	Note	_	1.0	_	0.3	μs
t <sub>F</sub>	SDA and SCL Falling Time	Note	_	0.3	_	0.3	μs
t <sub>SU: STO</sub>	Stop Condition setup Time	_	4.0	_	0.6	_	μs
t <sub>AA</sub>	Output Valid from Clock	_	_	3.5	_	0.9	μs
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns

Note: These parameters are periodically sampled but not 100% tested.

# **Timing Diagrams**

## I<sup>2</sup>C Timing




Rev. 1.20 5 November 24, 2022



### **Power-on Reset Timing**

The device must be powered up under certain conditions to ensure correct operation as shown in the accompanying diagram.



Note that if the power-on reset timing conditions are not satisfied during the power on/off sequence, the internal power-on reset circuit will not operate normally. Also if  $V_{DD}$  drops below the minimum voltage of operating voltage specification during operation, the power-on reset timing conditions must be also satisfied. This means that  $V_{DD}$  must fall to 0V and remain at 0V for a minimum time of  $10 \, \mathrm{ms}$  before rising to the normal operating voltage.

## **Functional Description**

#### **Power-On Reset**

When the power is applied, the device is initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows:

- All common/segment outputs are set to  $V_{\mbox{\scriptsize LCD}}.$
- The drive mode 1/4 duty output and 1/3 bias is selected.

- The System Oscillator and the LCD bias generator are off state.
- LCD Display is off state.
- Internal voltage adjustment function is enabled.
- The Segment / VLCD shared pin is set as the Segment pin.
- Detection switch for the VLCD pin is disabled.
- Frame Frequency is set to 80Hz.
- Blinking function is switched off.

Data transfers on the I<sup>2</sup>C interface should be avoided for 1 ms following power-on to allow completion of the reset action.

#### **Display Memory - RAM Structure**

The display RAM is static 16×8 bits RAM which stores the LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly, logic "0" indicates the 'off' state.

The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth columns of the display RAM are time-multiplexed with COM1, COM2 and COM3 respectively. The following is a mapping from the RAM data to the LCD pattern.

Output	сомз	COM2	COM1	СОМО	Output	сомз	COM2	COM1	СОМО	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
SEG7					SEG6					03H
SEG9					SEG8					04H
SEG11					SEG10					05H
SEG13					SEG12					06H
SEG15					SEG14					07H
SEG17					SEG16					08H
SEG19					SEG18					09H
	D7	D6	D5	D4		D3	D2	D1	D0	Data

RAM Mapping of 20×4 Display Mode

Rev. 1.20 6 November 24, 2022



Output	COM7/ SEG3	COM6/ SEG2	COM5/ SEG1	COM4/ SEG0	сомз	COM2	сом1	сомо	address
SEG4									00H
SEG5									01H
SEG6									02H
SEG7									03H
SEG8									04H
SEG9									05H
SEG10									06H
SEG11									07H
SEG12									08H
SEG13									09H
SEG14									0AH
SEG15									0BH
SEG16									0CH
SEG17									0DH
SEG18									0EH
SEG19									0FH
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM Mapping of 16×8 Display Mode

	MSB							LSB
LCD	D7	D6	D5	D4	D3	D2	D1	D0
LED	D7	D6	D5	D4	D3	D2	D1	D0

Display Data Transfer Format for I<sup>2</sup>C Interface

### **System Oscillator**

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The system clock frequency ( $f_{SYS}$ ) determines the LCD frame frequency. During initial system power-on the system oscillator will be in the stop state.

#### **LCD Bias Generator**

The full-scale LCD voltage ( $V_{\text{OP}}$ ) is obtained from ( $V_{\text{LCD}}$ – $V_{\text{SS}}$ ). The LCD voltage may be temperature compensated externally through the voltage supply to the  $V_{\text{LCD}}$  pin.


Fractional LCD biasing voltages, known as 1/3 or 1/4 bias voltage, are obtained from an internal voltage divider of four series resistors connected between the VLCD and VSS pins. The center resistor can be switched out of circuits to provide a 1/3 bias voltage level configuration.

Rev. 1.20 7 November 24, 2022



## **LCD Drive Mode Waveforms**


• When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows.



Waveforms for 1/4 Duty Drive Mode with 1/3 Bias ( $V_{\text{OP}}=V_{\text{LCD}}-V_{\text{SS}}$ )



• When the LCD drive mode is selected as 1/8 duty and 1/4 bias, the waveform and LCD display is shown as follows.



Waveforms for 1/8 Duty Drive Mode with 1/4 Bias (V<sub>OP</sub>=V<sub>LCD</sub>-V<sub>SS</sub>)



### **Segment Driver Outputs**

The LCD drive section includes 20 segment outputs, SEG0~SEG19 or 16 segment outputs SEG4~SEG19 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit when less than 20 or 16 segment outputs are required.

#### **Column Driver Outputs**

The LCD drive section includes 4 column outputs, COM0~COM3 or 8 column outputs COM0~COM7 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit if less than 4 or 8 column outputs are required.

#### **Address Pointer**

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the address pointer command.

#### **Blinker Function**

The device contains versatile blinking capabilities. The whole display can be blinked at a frequencies selected by the Blink command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device is operating, as shown in the following table:


Blinking Mode	Operating Mode Ratio	Blinking Frequency (Hz)
0	0	Blink off
1	fsys/16384	2
2	fsys/32768	1
3	fsys/65536	0.5

### **Frame Frequency**

The HT16C21A device provides two frame frequencies selected with Mode setting command known as 80Hz and 160Hz respectively.

### **Internal VLCD Voltage Adjustment**

- The internal V<sub>LCD</sub> adjustment contains four resistors in series and a 4-bit programmable analog switch which can provide sixteen voltage adjustment options using the V<sub>LCD</sub> voltage adjustment command.
- The internal V<sub>LCD</sub> adjustment structure is shown in the diagram.



Rev. 1.20 10 November 24, 2022



• The relationship between the programmable 4-bit analog switch and the V<sub>LCD</sub> output voltage is shown in the table:

Bias DA3~DA0	1/3	1/4	Note
00H	1.000×V <sub>DD</sub>	1.000×V <sub>DD</sub>	Default value
01H	0.944×V <sub>DD</sub>	0.957×V <sub>DD</sub>	
02H	0.894×V <sub>DD</sub>	0.918×V <sub>DD</sub>	
03H	0.849×V <sub>DD</sub>	0.882×V <sub>DD</sub>	
04H	0.808×V <sub>DD</sub>	0.849×V <sub>DD</sub>	
05H	0.771×V <sub>DD</sub>	0.818×V <sub>DD</sub>	
06H	0.738×V <sub>DD</sub>	0.789×V <sub>DD</sub>	
07H	0.707×V <sub>DD</sub>	0.763×V <sub>DD</sub>	
08H	0.678×V <sub>DD</sub>	0.738×V <sub>DD</sub>	
09H	0.652×V <sub>DD</sub>	0.714×V <sub>DD</sub>	
0AH	0.628×V <sub>DD</sub>	0.692×V <sub>DD</sub>	
0BH	0.605×V <sub>DD</sub>	0.672×V <sub>DD</sub>	
0CH	0.584×V <sub>DD</sub>	0.652×V <sub>DD</sub>	
0DH	0.565×V <sub>DD</sub>	0.634×V <sub>DD</sub>	
0EH	0.547×V <sub>DD</sub>	0.616×V <sub>DD</sub>	
0FH	0.529×V <sub>DD</sub>	0.600×V <sub>DD</sub>	


### I<sup>2</sup>C Serial Interface

### I<sup>2</sup>C Operation

The device supports  $I^2C$  serial interface. The  $I^2C$  interface is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of  $4.7k\Omega$ . When the  $I^2C$  interface is free, both lines are high. Devices connected to the  $I^2C$  interface must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the  $I^2C$  interface is not busy.

#### **Data Validity**

The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only be changed when the clock signal on the SCL line is low as shown in the diagram.




#### **START and STOP Conditions**

- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The I<sup>2</sup>C interface is considered to be busy after the START condition. The I<sup>2</sup>C interface is considered to be free again a certain time after the STOP condition.
- The I<sup>2</sup>C interface stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START (S) and repeated START (Sr) conditions are functionally identical.


Rev. 1.20 11 November 24, 2022






### **Byte Format**

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.



#### **Acknowledge**

- Each bytes of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level placed on the I<sup>2</sup>C interface by the receiver. The master generates an extra acknowledge related clock pulse.
- · A slave receiver which is addressed must generate an acknowledge bit, ACK, after the reception of each byte.
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high during the 9th pulse to not acknowledge. The master will generate a STOP or repeated START condition.



#### Slave Addressing

- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is "1", then a read operation is selected. A "0" selects a write operation.
- The HT16C21A address bits are "0111000". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an Acknowledge on the SDA line.



Rev. 1.20 12 November 24, 2022



### **Write Operation**

### **Byte Writes Operation**


A Command Byte write operation requires a START condition, a slave address with an  $R/\overline{W}$  bit, a command byte, a command setting byte and a STOP condition.



**Command Byte Write Operation** 

#### **Display RAM Single Data Byte**


A display RAM data byte write operation requires a START condition, a slave address with an  $R/\overline{W}$  bit, a command byte, a valid Register Address byte, a Data byte and a STOP condition.



**Display RAM Single Data Byte Write Operation** 

### **Display RAM Page Write Operation**

After a START condition the slave address with the  $R/\overline{W}$  bit is placed on the I<sup>2</sup>C interface followed with a command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, which is 09H for 1/4 duty drive mode or 0FH for 1/8 duty drive mode, the address pointer will be reset to 00H.



N Bytes Display RAM Data Write Operation


## **Display RAM Read Operation**

• In this mode, the master reads the HT16C21A data after setting the slave address. Following the R/W bit (='0") is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the I²C interface followed by the R/W bit (='1"). Then the MSB of the data which was addressed is transmitted first on the I²C interface. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of A<sub>N+1</sub>, the master will read and acknowledge the transferred new data byte and the address pointer is incremented to A<sub>N+2</sub>. After the internal address pointer reaches the maximum memory address, which is 09H for 1/4 duty drive mode or 0FH for 1/8 duty drive mode, the address pointer will be reset to 00H.

Rev. 1.20 13 November 24, 2022



• This cycle of reading consecutive addresses will continue until the master sends a STOP condition.



## **Command Summary**

## **Display Data Input Command**

This command sends data from MCU to memory MAP of the HT16C21A device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Display data input/ output command	1 <sup>st</sup>	1	0	0	0	0	0	0	0		W	
Address pointer	2 <sup>nd</sup>	х	Х	Х	Х	A3	A2	A1	A0	Display data start address of memory map	W	00H

- Note: 1. Power-on status: The address is set to 00H.
  - 2. If the programmed command is not defined, the function will not be affected.
  - 3. For 1/4 duty drive mode after reaching the memory location 09H, the pointer will reset to 00H.
  - 4. For 1/8 duty drive mode after reaching the memory location 0FH, the pointer will reset to 00H.

#### **Drive Mode Command**

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Driver mode setting command	1 <sup>st</sup>	1	0	0	0	0	0	1	0		W	
Duty and bias setting	2 <sup>nd</sup>	Х	Х	Х	Х	Х	Х	Duty	Bias		W	00H

### Note:

E	Bit	Dute	Bias		
Duty	Bias	Duty	Dias		
0	0	1/4 duty	1/3 bias		
0	1	1/4 duty	1/4 bias		
1	0	1/8 duty	1/3 bias		
1	1	1/8 duty	1/4 bias		

- 1. Power-on status: The drive mode 1/4 duty output and 1/3 bias is selected.
- 2. If the programmed command is not defined, the function will not be affected.

Rev. 1.20 14 November 24, 2022



## **System Mode Command**

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
System mode setting command	1 <sup>st</sup>	1	0	0	0	0	1	0	0		W	
System oscillator and display on/off setting	2 <sup>nd</sup>	Х	Х	Х	Х	Х	Х	S	Е		W	00H

#### Note:

В	it	Internal System	LCD		
S	Е	Oscillator	Display		
0	Х	off	off		
1	0	on	off		
1	1	on	on		

- 1. Power-on status: Display off and disable the internal system oscillator.
- 2. If the programmed command is not defined, the function will not be affected.

### **Frame Frequency Command**

This command selects the frame frequency.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Frame frequency command	1 <sup>st</sup>	1	0	0	0	0	1	1	0		W	
Frame frequency setting	2 <sup>nd</sup>	х	Х	Х	Х	Х	Х	Х	F		W	00H

#### Note:

Bit	Eromo Eroguenov			
F	Frame Frequency			
0	80Hz			
1	160Hz			

- 1. Power-on status: Frame frequency is set to 80Hz.
- 2. If the programmed command is not defined, the function will not be affected.

## **Blinking Frequency Command**

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Blinking Frequency command	1 <sup>st</sup>	1	0	0	0	1	0	0	0		W	
Blinking Frequency setting	2 <sup>nd</sup>	Х	Х	Х	Х	Х	Х	BK1	BK0		W	00H

### Note:

E	Bit	Dinking Fraguency				
BK1	BK0	Blinking Frequency				
0	0	Blinking off				
0	1	2Hz				
1	0	1Hz				
1	1	0.5Hz				

- 1. Power-on status: Blinking function is switched off.
- 2. If the programmed command is not defined, the function will not be affected.

Rev. 1.20 15 November 24, 2022



## Internal Voltage Adjustment (IVA) Setting Command

The internal voltage  $(V_{\text{LCD}})$  adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Internal Voltage Adjustment (IVA) Setting	1 <sup>st</sup>	1	0	0	0	1	0	1	0		W	
Internal Voltage Adjust control	2 <sup>nd</sup>	Х	x	DE	VE	DA3	DA2	DA1	DA0	<ul> <li>The Segment/VLCD shared pin can be programmed via the "DE" bit.</li> <li>The "VE" bit is used to enable or disable the internal voltage adjustment for bias voltage.</li> <li>The DA3~DA0 bits can be used to adjust the VLCD output voltage.</li> </ul>	w	30H

#### Note:

I	3it	Segment /	Internal	
DE	VE	VLCD Shared Pin Select	Voltage Adjustment	Note
				The Segment/VLCD pin is set as the VLCD pin.
				Disable the internal voltage adjustment function
0	0	VLCD pin	off	• One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage, and internal voltage follower (OP4) must be enabled by setting the DA3~DA0 bits as the value other than "0000".
				• If the VLCD pin is connected to the VDD pin, the internal voltage follower (OP4) must be disabled by setting the DA3~DA0 bits as "0000".
				The Segment/VLCD pin is set as the VLCD pin.
0	1	VLCD pin	on	Enable the internal voltage adjustment function.
		7200 piii	011	• The VLCD pin is an output pin of which the voltage can be detected by the external MCU host.
				The Segment/VLCD pin is set as the Segment pin.
				Disable the internal voltage adjustment function.
1	0	Segment pin	off	• The bias voltage is supplied by the internal VDD pin.
				• The internal voltage-follower (OP4) is disabled automatically and DA3~DA0 don't care.
1	1	Segment pin	on	The Segment/VLCD pin is set as the Segment pin.
	<u> </u>	Segment pin	OII	Enable the internal voltage adjustment function.

- Power-on status: Disable the internal voltage adjustment and the Segment/VLCD pin is set as the Segment pin.
- When the DA0~DA3 bits are set to "0000", the internal voltage follower (OP4) is disabled. When the DA0~DA3 bits are set to other values except "0000", the internal voltage follower (OP4) is enabled.
- If the programmed command is not defined, the function will not be affected.


Rev. 1.20 16 November 24, 2022




## **Operation Flow Chart**

Access procedures are illustrated below by means of the flowcharts.


### Initialization



## **Display Data Read/Write (Address Setting)**



## Segment / VLCD Shared Pin and Internal Voltage Adjustment Setting



Rev. 1.20 17 November 24, 2022




## **Power Supply Sequence**

- If the power is individually supplied on the VLCD and VDD pins, it is strongly recommended to follow the Holtek power supply sequence requirement.
- If the power supply sequence requirement is not followed, it may result in malfunction.

Holtek Power Supply Sequence Requirement:

- 1. Power-on sequence:
  - Turn on the logic power supply  $V_{\text{DD}}$  first and then turn on the LCD driver power supply  $V_{\text{LCD}}$ .
- 2. Power-off sequence:
  - Turn off the LCD driver power supply  $V_{\text{LCD}}$ . First and then turn off the logic power supply  $V_{\text{DD}}$ .
- When the  $V_{\text{\tiny LCD}}$  voltage is less than or is equal to  $V_{\text{\tiny DD}}$  voltage application




Rev. 1.20 18 November 24, 2022




## **Application Circuit**

## Set as Segment Pin

### • 1/4 Duty



## • 1/8 duty



Note: 1. If the internal  $V_{\text{LCD}}$  voltage adjustment function is disabled, the bias voltage is supplied by internal VDD power.

2. If the internal  $V_{\text{LCD}}$  voltage adjustment function is enabled, the bias voltage is supplied by the internal adjusted voltage selected by the DA3~DA0 bits.


Rev. 1.20 19 November 24, 2022




## Set as VLCD pin

When the internal  $V_{\text{LCD}}$  voltage adjustment function is disabled, an external resistor must be connected between the VLCD and VDD pins to determine the supplied bias voltage.

### • 1/4 duty




### • 1/8 duty






When the internal  $V_{LCD}$  voltage adjustment function is enabled and the Segment/VLCD shared pin is set as VLCD pin, the bias voltage is supplied by the internal adjusted voltage, derived from the  $V_{DD}$  voltage, determined by the DA3~DA0 bits and the VLCD pin is used as an output pin of which the voltage is detected by the external MCU host.

### • 1/4 duty



### • 1/8 duty



Rev. 1.20 21 November 24, 2022



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

Rev. 1.20 22 November 24, 2022



## 16-pin NSOP (150mil) Outline Dimensions









Cumbal	Dimensions in inch								
Symbol	Min.	Nom.	Max.						
А	_	0.236 BSC	_						
В	_	0.154 BSC	_						
С	0.012	_	0.020						
C'	_	0.390 BSC	_						
D	_	_	0.069						
E	_	0.050 BSC	_						
F	0.004	_	0.010						
G	0.016	_	0.050						
Н	0.004	_	0.010						
α	0°	_	8°						

Symbol	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
A	_	6.000 BSC	_						
В	_	3.900 BSC	_						
С	0.31	_	0.51						
C'	_	9.900 BSC	_						
D	_	_	1.75						
E	_	1.270 BSC	_						
F	0.10	_	0.25						
G	0.40	_	1.27						
Н	0.10	_	0.25						
α	0°	_	8°						



# 20-pin SOP (300mil) Outline Dimensions









Complete	Dimensions in inch								
Symbol	Min.	Nom.	Max.						
A	_	0.406 BSC	_						
В	_	0.295 BSC	_						
С	0.012	_	0.020						
C'	_	0.504 BSC	_						
D	_	_	0.104						
E	_	0.050 BSC	_						
F	0.004	_	0.012						
G	0.016	_	0.050						
Н	0.008	_	0.013						
α	0°	_	8°						


Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.50 BSC	_
С	0.31	_	0.51
C'	_	12.80 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



## 20-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C'	_	0.341 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.0098
G	0.016	_	0.05
Н	0.004	_	0.01
α	0°	_	8°


Symphol .	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	6.000 BSC	_
В	_	3.900 BSC	_
С	0.20	_	0.30
C'	_	8.660 BSC	_
D	_	_	1.75
E	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

Rev. 1.20 25 November 24, 2022



## 24-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.406 BSC	_
В	_	0.295 BSC	_
С	0.012	_	0.020
C,	_	0.606 BSC	_
D	_	_	0.104
E	_	0.050 BSC	_
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.50 BSC	_
С	0.31	_	0.51
C'	_	15.40 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



## 24-pin SSOP (150mil) Outline Dimensions









Cymphol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C'	_	0.341 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°

Ormah al	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	6.000 BSC	_
В	_	3.900 BSC	_
С	0.20	_	0.30
C'	_	8.660 BSC	_
D	_	_	1.75
E	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°



## 28-pin SOP (300mil) Outline Dimensions








Cumbal	Dimensions in inch		
Symbol	Min.	Nom.	Max.
Α	_	0.406 BSC	_
В	_	0.295 BSC	_
С	0.012	_	0.020
C,	_	0.705 BSC	_
D	_	_	0.104
E	_	0.050 BSC	_
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°


Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.5 BSC	_
С	0.31	_	0.51
C,	_	17.9 BSC	
D	_	_	2.65
E	_	1.27 BSC	
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°

Rev. 1.20 28 November 24, 2022



## 28-pin SSOP (150mil) Outline Dimensions







Comple at	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C,	_	0.390 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°

Cymphal	Dimensions in mm		
Symbol	Min.	Nom.	Max.
Α	_	6.0 BSC	_
В	_	3.9 BSC	_
С	0.20	_	0.30
C,	_	9.9 BSC	
D	_	_	1.75
E	_	0.635 BSC	
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°



Copyright<sup>©</sup> 2022 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.20 30 November 24, 2022