

HT16C23A/HT16C23AG RAM Mapping 56×4 / 52×8 LCD Driver Controller

Features

Operating voltage: 2.4V~5.5V
Internal 32kHz RC oscillator
Bias: 1/3 or 1/4; Duty: 1/4 or 1/8

- Internal LCD bias generation with voltage-follower buffers
- I2C bus interface
- Two selectable LCD frame frequencies: 80Hz or 160Hz
- Up to 52×8 bits RAM for display data storage
- · Display patterns
 - 56×4 patterns: 56 segments and 4 commons
 - 52×8 patterns: 52 segments and 8 commons
- Versatile blinking modes
- R/W address auto increment
- Internal 16-step voltage adjustment to adjust LCD operating voltage
- · Low power consumption
- Provides the VLCD pin to adjust LCD operating voltage
- · Manufactured in silicon gate CMOS process
- Package types: 48/64-pin LQFP and COG

Applications

- · Electronic meter
- · Water meter
- · Gas meter
- · Heat energy meter
- · Household appliance
- Games
- Telephone
- · Consumer electronics

General Description

The HT16C23A/HT16C23AG devices are a memory mapping and multi-function LCD controller driver. The display segments of the devices are 224 patterns (56 segments and 4 commons) or 416 patterns (52 segments and 8 commons). The software configuration feature of the devices make it suitable for multiple LCD applications including LCD modules and display subsystems. The devices communicate with most microprocessors/microcontrollers via a two-line bidirectional I²C bus.


Selection Table

Part No.	VDD	Max. Resolution Segment × Common	LCD Voltage	Bias	Interface	Package
HT16C23A	2.4V~5.5V	56×4. 52×8	2.4V~5.5V	1/3. 1/4	l ² C	48/64LQFP
HT16C23AG	2.40~5.50	50^4, 52^6	2.40~5.50	1/3, 1/4	FC	Gold Bump


Rev. 1.10 1 August 29, 2022



Block Diagram




Pin Assignment



Rev. 1.10 2 August 29, 2022






Note: 1. Application at $V_{DD} \le V_{LCD}$ or $V_{LCD} \le V_{DD}$.

- 2. When the 48-pin LQFP package is selected, HT16C23A device does not support LCD 1/4 duty.
- 3. The VCCA2 pad is internally connected with the VLCD pad.

Pad Assignment for COG



Note: 1. VLCD (pad 21) must be connected to VCCA2 (pad 22) in the PCB layout for the application at $V_{DD} \le V_{LCD}$ or $V_{LCD} \le V_{DD}$.

	Adjustment (IVA) mmand	VLCD (Pad 21)	SEG55 (Pad 14)	Note			
DE Bit	VE Bit	(Pau 21)	(Fau 14)				
0	0	Input	Null	VLCD support internal bias voltage.			
0	1	Innut	Null	Internal Voltage Adjustment is null			
	I I	Input	INUII	VLCD support internal bias voltage			
1	0	Input	Output	VLCD support internal bias voltage			
1	1	Input	Output	VLCD support internal bias voltage			

Rev. 1.10 3 August 29, 2022




2. VDD (pad 19) must be connected to VCCA2 (pad 22) in the PCB layout for the application at $V_{\text{LCD}} \leq V_{\text{DD}}$.

	Adjustment (IVA) mmand	VLCD (Pad 21)	SEG55 (Pad 14)	Note		
DE Bit	VE Bit	(Pau 21)	(Pau 14)			
0	0	Input	Null	VLCD support internal bias voltage.		
0	1	Output	Null	Detect the internal bias voltage		
U	ı	Output	INUII	VDD support internal bias voltage		
1	0	Floating	Output	VDD support internal bias voltage		
1	1	Floating	Output	VDD support internal bias voltage		

Pad Dimensions for COG


Itama	Niver	nber	Si	ze	Unit
Item	Nur	nber	Х	Υ	Unit
Chip size		_	2796	1070	μm
Chip thickness		_	50	08	μm
Dad nitab	1, 3~15, 38~50, 52~94		6	0	μm
Pad pitch	16~37		8	μm	
	Output nod	5~14, 39~48	60	40	μm
	Output pad	54~93	40	60	μm
D	Input pad	17~22	67	67	μm
Bump size		3, 4, 15, 38, 49, 50	60	40	μm
	Dummy pad	1, 52, 53, 94	40	60	μm
		67	67	μm	
Bump height	All pad		18	±3	μm

Alignment mark Dimensions for COG



Rev. 1.10 4 August 29, 2022





Pad Coordinates for COG

Unit: µm

No	Name	Х	Υ	No	Name	Х	Υ
1	DUMMY	-1290	444.5	48	SEG5	1308.5	151.25
2	ALIGN_A	-1330	362.5	49	DUMMY	1308.5	211.25
3	DUMMY	-1308.5	271.25	50	DUMMY	1308.5	271.25
4	DUMMY	-1308.5	211.25	51	ALIGN_B	1310	362.5
5	SEG46	-1308.5	151.25	52	DUMMY	1290	444.5
6	SEG47	-1308.5	91.25	53	DUMMY	1230	444.5
7	SEG48	-1308.5	31.25	54	SEG6	1170	444.5
8	SEG49	-1308.5	-28.75	55	SEG7	1110	444.5
9	SEG50	-1308.5	-88.75	56	SEG8	1050	444.5
10	SEG51	-1308.5	-148.75	57	SEG9	990	444.5
11	SEG52	-1308.5	-208.75	58	SEG10	930	444.5
12	SEG53	-1308.5	-268.75	59	SEG11	870	444.5
13	SEG54	-1308.5	-328.75	60	SEG12	810	444.5
14	SEG55	-1308.5	-388.75	61	SEG13	750	444.5
15	DUMMY	-1308.5	-448.75	62	SEG14	690	444.5
16	DUMMY	-1007.85	-436.872	63	SEG15	630	444.5
17	SDA	-920.85	-436.872	64	SEG16	570	444.5
18	SCL	-833.85	-436.872	65	SEG17	510	444.5
19	VDD	-746.85	-436.872	66	SEG18	450	444.5
20	VSS	-594.45	-436.872	67	SEG19	390	444.5
21	VLCD	-507.45	-436.872	68	SEG20	330	444.5
22	VCCA2	-420.45	-436.872	69	SEG21	270	444.5
23	DUMMY	-234.45	-436.872	70	SEG22	210	444.5
24	DUMMY	-147.45	-436.872	71	SEG23	150	444.5
25	DUMMY	-60.45	-436.872	72	SEG24	90	444.5
26	DUMMY	26.55	-436.872	73	SEG25	30	444.5
27	DUMMY	113.55	-436.872	74	SEG26	-30	444.5
28	DUMMY	200.55	-436.872	75	SEG27	-90	444.5
29	DUMMY	287.55	-436.872	76	SEG28	-150	444.5
30	DUMMY	374.55	-436.872	77	SEG29	-210	444.5
31	DUMMY	461.55	-436.872	78	SEG30	-270	444.5
32	DUMMY	548.55	-436.872	79	SEG31	-330	444.5

Rev. 1.10 5 August 29, 2022




No	Name	Х	Υ	No	Name	Х	Υ
33	DUMMY	635.55	-436.872	80	SEG32	-390	444.5
34	DUMMY	722.55	-436.872	81	SEG33	-450	444.5
35	DUMMY	809.55	-436.872	82	SEG34	-510	444.5
36	DUMMY	896.55	-436.872	83	SEG35	-570	444.5
37	DUMMY	983.55	-436.872	84	SEG36	-630	444.5
38	DUMMY	1308.5	-448.75	85	SEG37	-690	444.5
39	COM0	1308.5	-388.75	86	SEG38	-750	444.5
40	COM1	1308.5	-328.75	87	SEG39	-810	444.5
41	COM2	1308.5	-268.75	88	SEG40	-870	444.5
42	COM3	1308.5	-208.75	89	SEG41	-930	444.5
43	COM4/SEG0	1308.5	-148.75	90	SEG42	-990	444.5
44	COM5/SEG1	1308.5	-88.75	91	SEG43	-1050	444.5
45	COM6/SEG2	1308.5	-28.75	92	SEG44	-1110	444.5
46	COM7/SEG3	1308.5	31.25	93	SEG45	-1170	444.5
47	SEG4	1308.5	91.25	94	DUMMY	-1230	444.5

Pad Description

Pad Name	Type	Description
SDA	I/O	Serial Data Input/Output for I ² C interface
SCL	I	Serial Clock Input for I ² C interface
VDD	_	Positive power supply
VSS	_	Negative power supply, ground
VLCD	_	Power supply for LCD driver
COM0~COM3	0	LCD Common outputs
COM4/SEG0~ COM7/SEG3	0	LCD Common/Segment multiplexed driver outputs
SEG4~SEG55	0	LCD Segment outputs
VCCA2	_	Power supply for LCD bias generator

Approximate Internal Connections



Rev. 1.10 6 August 29, 2022



Absolute Maximum Ratings

Supply Voltage	V_{SS} =0.3V to V_{SS} +6.5V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

 V_{SS} =0V, V_{DD} =2.4V~5.5V, V_{LCD} =2.4V~5.5V, Ta=-40°C~85°C, VCCA2 pad is connected to VLCD pad

Complete	Domenton		Test Condition	Min	T	May	I I mit
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	2.4	_	5.5	V
V _{LCD}	Operating Voltage	_	_	2.4	_	5.5	V
IDD	Operating Current	3V	No load, V _{LCD} =V _{DD} , 1/3 bias, f _{LCD} =80Hz, LCD display on, Internal system	_	25	40	μΑ
IDD	Operating Current	5V	oscillator on, DA0~DA3 are set to "0000"	_	35	50	μΑ
		3V	No load, V _{LCD} =V _{DD} , 1/3 bias, f _{LCD} =80Hz,	_	2	5	μΑ
I_{DD1}	Operating Current	5V	LCD display off, Internal system oscillator on, DA0~DA3 are set to "0000"	_	4	10	μA
1	Standby Current	3V	No load, V _{LCD} =V _{DD} , LCD display off,	_	_	1	μΑ
I _{STB}	Standby Current	5V	Internal system oscillator off	_	_	2	μA
V_{IH}	Input High Voltage	_	SDA ,SCL	$0.7V_{\text{DD}}$	_	V_{DD}	V
VIL	Input Low Voltage	_	SDA, SCL	0	_	$0.3V_{\text{DD}}$	V
I _{IL}	Input Leakage Current	_	V _{IN} =V _{SS} or V _{DD}	-1	_	1	μA
L	Low Level Output Current	3V	V _{OL} =0.4V	3	_	_	mA
loL	Low Level Output Current	5V	SDA	6	_	_	mA
	LCD COM Sink Current	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μA
I _{OL1}	LCD COM Sink Current	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μΑ
	LCD COM Source Current	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μA
I _{OH1}	LCD CON Source Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μΑ
I _{OL2}	LCD SEG Sink Current	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μΑ
IOL2	LOD SEG SIIK CUITEIII	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μA
la	LCD SEG Source Current	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μΑ
I _{OH2}	LCD SEG Source Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μA

Rev. 1.10 7 August 29, 2022



A.C. Characteristics

 $V_{\text{SS}}\text{=}0\text{V}, V_{\text{DD}}\text{=}2.4\text{V}\text{\sim}5.5\text{V}, V_{\text{LCD}}\text{=}2.4\text{V}\text{\sim}5.5\text{V}, \text{Ta}\text{=}-40^{\circ}\text{C}\text{\sim}85^{\circ}\text{C}, \text{VCCA2 pad is connected to VLCD pad}$

Symbol	Parameter Test Condition		Test Condition	Min.	Tyrn	Max.	Unit
	Parameter	V_{DD}	Condition	IVIIII.	Тур.	IVIAX.	Ullit
f _{LCD1}	LCD Frame Frequency	4V	1/4 duty, Ta=25°C	72	80	88	Hz
ILCD1		40	1/4 duty, Ta=-40°C~85°C	52	80	124	Hz
£	LCD Frame Frequency	4V	1/4 duty, Ta=25°C	144	160	176	Hz
f _{LCD2}			1/4 duty, Ta=-40°C~85°C	104	160	248	Hz
V _{POR}	V _{DD} Start voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{VDD}	V _{DD} Rise Rate to Ensure Power-on Reset	_	_	0.05	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} to Remain at V _{POR} to Ensure Power-on Reset	_	_	10	_	_	ms

A.C. Characteristics – I²C Interface

Symbol	Parameter	Condition	V _{DD} =2.4	V~5.5V	V _{DD} =3.0	Unit	
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Ullit
f _{SCL}	Clock Frequency	_	_	100	_	400	KHz
t _{BUF}	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t _{HD:} STA	Start Condition Hold Time	After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t _{LOW}	SCL Low Time	_	4.7	_	1.3	_	μs
t _{HIGH}	SCL High Time	_	4.0	_	0.6	_	μs
tsu: sta	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t _{HD: DAT}	Data Hold Time	_	0	_	0	_	ns
t _{SU: DAT}	Data Setup Time	_	250	_	100	_	ns
t _R	SDA and SCL Rising Time	Note	_	1.0	_	0.3	μs
t _F	SDA and SCL Falling Time	Note	_	0.3	_	0.3	μs
t _{su: sto}	Stop Condition Setup Time	_	4.0	_	0.6	_	μs
t _{AA}	Output Valid from Clock	_	_	3.5	_	0.9	μs
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns


Note: These parameters are periodically sampled but not 100% tested.

Rev. 1.10 8 August 29, 2022




Timing Diagrams

I²C Timing



Power-on Reset Timing

The devices must be powered up under certain conditions to ensure correct operation as shown in the accompanying diagram.



Note that if the power-on reset timing conditions are not satisfied during the power on/off sequence, the internal power-on reset circuit will not operate normally. Also if V_{DD} drops below the minimum voltage of operating voltage specification during operation, the power-on reset timing conditions must be also satisfied. This means that V_{DD} must fall to 0V and remain at 0V for a minimum time of 10ms before rising to the normal operating voltage.

Functional Description

Power-On Reset

When the power is applied, the devices are initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows:

- All common/segment outputs are set to V_{DD} when VCCA2 pad is connected to VDD pad.
- All common/segment outputs are set to V_{LCD} when VCCA2 pad is connected to VLCD pad.
- The drive mode 1/4 duty output and 1/3 bias is selected for 64 pin LQFP package.
- The drive mode 1/8 duty output and 1/3 bias is selected for 48 pin LQFP package.
- The System Oscillator and the LCD bias generator are off state.
- · LCD Display is off state.
- Internal voltage adjustment function is enabled.
- The Segment/VLCD shared pin is set as the Segment pin.
- Detection switch for the VLCD pin is disabled.
- Frame Frequency is set to 80Hz.
- · Blinking function is switched off

Data transfers on the I²C bus should be avoided for 1 ms following power-on to allow completion of the reset action.

Rev. 1.10 9 August 29, 2022



Display Memory - RAM Structure

The display RAM is static 52×8 bits RAM which stores the LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly, logic "0" indicates the 'off' state.


The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth columns of the display RAM are time-multiplexed with COM1, COM2 and COM3 respectively. The following is a mapping from the RAM data to the LCD pattern:

Output	сомз	COM2	COM1	COM0	Output	сомз	COM2	COM1	COM0	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
SEG7					SEG6					03H
SEG9					SEG8					04H
SEG11					SEG10					05H
:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:
SEG55					SEG54					1BH
	D7	D6	D5	D4		D3	D2	D1	D0	Data

RAM Mapping of 56×4 Display Mode

Output	COM7/SEG3	COM6/SEG2	COM5/SEG1	COM4/SEG0	COM3	COM2	COM1	COM0	Address
SEG4									00H
SEG5									01H
SEG6									02H
SEG7									03H
SEG8									04H
SEG9									05H
:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:
SEG55									33H
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM Mapping of 52×8 Display Mode



Display Data Transfer Format for I²C Interface

System Oscillator

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The system clock frequency (f_{SYS}) determines the LCD frame frequency. During initial system power-on the system oscillator will be in the stop state.

LCD Bias Generator

The full-scale LCD voltage (V_{OP}) is obtained from ($V_{LCD} - V_{SS}$). The LCD voltage may be temperature compensated externally through the voltage supply to the VLCD pin.


Fractional LCD biasing voltages, known as 1/3 or 1/4 bias voltage, are obtained from an internal voltage divider of four series resistors connected between the VLCD and VSS pins. The centre resistor can be switched out of circuits to provide a 1/3 bias voltage level configuration.

Rev. 1.10 10 August 29, 2022



LCD Drive Mode Waveforms


• When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows.



Note: $t_{LCD}=1/f_{LCD}$.



• When the LCD drive mode is selected as 1/8 duty and 1/4 bias, the waveform and LCD display is shown as follows.



Waveforms for 1/8 Duty Drive Mode with 1/4 Bias (V_{OP} = V_{LCD} - V_{SS})

Note: $t_{LCD}=1/f_{LCD}$.



Segment Driver Outputs

The LCD drive section includes 56 segment outputs, SEG0~SEG55 or 52 segment outputs SEG4~SEG55 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit when less than 56 or 52 segment outputs are required.

Column Driver Outputs

The LCD drive section includes 4 column outputs, COM0~COM3 or 8 column outputs COM0~COM7 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit if less than 4 or 8 column outputs are required.

Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the address pointer command.

Blinker Function

The devices contain versatile blinking capabilities. The whole display can be blinked at a frequencies selected by the Blink command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device are operating, as shown in the following table:


Blinking Mode	Operating Mode Ratio	Blinking Frequency (Hz)
0	0	Blink off
1	f _{SYS} /16384	2
2	f _{SYS} /32768	1
3	f _{sys} /65536	0.5

Frame Frequency

The devices provide two frame frequencies selected with Mode setting command known as 80Hz and 160Hz respectively.

Internal V_{LCD} Voltage Adjustment

- The internal V_{LCD} adjustment contains four resistors in series and a 4 bits programmable analog switch which can provide sixteen voltage adjustment options using the V_{LCD} voltage adjustment command.
- The internal V_{LCD} adjustment structure is shown in the diagram:



Rev. 1.10 13 August 29, 2022



- \bullet The relationship between the programmable 4-bit analog switch and the V_{LCD} output voltage is shown in the table:
 - 1. When VCCA2 pad is connected to VDD pad

Bias DA3~DA0	1/3	1/4	Note
00H	1.000×V _{DD}	1.000×V _{DD}	Default value
01H	0.944×V _{DD}	0.957×V _{DD}	
02H	0.894×V _{DD}	0.918×V _{DD}	
03H	0.849×V _{DD}	0.882×V _{DD}	
04H	0.808×V _{DD}	0.849×V _{DD}	
05H	0.771×V _{DD}	0.818×V _{DD}	
06H	0.738×V _{DD}	0.789×V _{DD}	
07H	0.707×V _{DD}	0.763×V _{DD}	
08H	0.678×V _{DD}	0.738×V _{DD}	
09H	0.652×V _{DD}	0.714×V _{DD}	
0AH	0.628×V _{DD}	0.692×V _{DD}	
0BH	0.605×V _{DD}	0.672×V _{DD}	
0CH	0.584×V _{DD}	0.652×V _{DD}	
0DH	0.565×V _{DD}	0.634×V _{DD}	
0EH	0.547×V _{DD}	0.616×V _{DD}	
0FH	0.529×V _{DD}	0.600×V _{DD}	

2. When VCCA2 pad is connected to VLCD pad

Bias	1/3	1/4	Note
DA3~DA0			
00H	1.000×V _{LCD}	1.000×V _{LCD}	Default value
01H	0.944×V _{LCD}	0.957×V _{LCD}	
02H	0.894×V _{LCD}	0.918×V _{LCD}	
03H	0.849×V _{LCD}	0.882×V _{LCD}	
04H	0.808×V _{LCD}	0.849×V _{LCD}	
05H	0.771×V _{LCD}	0.818×V _{LCD}	
06H	0.738×V _{LCD}	0.789×V _{LCD}	
07H	0.707×V _{LCD}	0.763×V _{LCD}	
08H	0.678×V _{LCD}	0.738×V _{LCD}	
09H	0.652×V _{LCD}	0.714×V _{LCD}	
0AH	0.628×V _{LCD}	0.692×V _{LCD}	
0BH	0.605×V _{LCD}	0.672×V _{LCD}	
0CH	0.584×V _{LCD}	0.652×V _{LCD}	
0DH	0.565×V _{LCD}	0.634×V _{LCD}	
0EH	0.547×V _{LCD}	0.616×V _{LCD}	
0FH	0.529×V _{LCD}	0.600×V _{LCD}	

Rev. 1.10 14 August 29, 2022




I²C Serial Interface

The devices support I^2C serial interface. The I^2C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of $4.7k\Omega$. When the bus is free, both lines are high. Devices connected to the bus must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the bus is not busy.


Data Validity

The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only be changed when the clock signal on the SCL line is low as shown in the diagram.




START and STOP Conditions

- · A high to low transition on the SDA line while SCL is high defines a START condition.
- · A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START (S) and repeated START (Sr) conditions are functionally identical.



Byte Format

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.




Acknowledge

- Each bytes of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level placed on the bus by the receiver. The master generates an extra acknowledge related clock pulse.
- · A slave receiver which is addressed must generate an acknowledge, ACK, after the reception of each byte.
- The devices that acknowledge must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.

Rev. 1.10 15 August 29, 2022



• A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high during the 9th pulse to not acknowledge. The master will generate a STOP or repeated START condition.



Slave Addressing


- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/\overline{W} bit is "1", then a read operation is selected. A "0" selects a write operation.
- The address bits are "0111110". When an address byte is sent, the devices compare the first seven bits after the START condition. If they match, the devices output an acknowledge on the SDA line.



Write Operation

Byte Writes Operation


A Command Byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte, a command setting byte and a STOP condition for a command byte write operation.



Command Byte Write Operation

Display RAM Single Data Byte

A display RAM data byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte, a valid Register Address byte, a Data byte and a STOP condition.




Display RAM Single Data Byte Write Operation

Rev. 1.10 16 August 29, 2022



Display RAM Page Write Operation

After a START condition the slave address with the R/\overline{W} bit is placed on the bus followed with a command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, which is 1BH for 1/4 duty drive mode or 33H for 1/8 duty drive mode, the address pointer will be reset to 00H.




N Bytes Display RAM Data Write Operation

Display RAM Read Operation

In this mode, the master reads the data after setting the slave address. Following the R/\overline{W} bit (="0") is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the bus followed by the R/\overline{W} bit (="1"). Then the MSB of the data which was addressed is transmitted first on the I^2C bus. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the devices are configured to transmit the data at the address of A_{N+1} , the master will read and acknowledge the transferred new data byte and the address pointer is incremented to A_{N+2} . After the internal address pointer reaches the maximum memory address, which is 1Bh for 1/4 duty drive mode or 33H for 1/8 duty drive mode, the address pointer will be reset to 00H.

This cycle of reading consecutive addresses will continue until the master sends a STOP condition.



Rev. 1.10 17 August 29, 2022



Command Summary

Display Data Input Command

This command sends data from MCU to memory MAP of the devices.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Display data input/output command	1 st	1	0	0	0	0	0	0	0		W	80H
Address pointer	2 nd	Х	Х	A5	A4	А3	A2	A1	A0	Display data start address of memory map	W	00H

Note:

- Power on status: the address is set to 00H.
- If the programmed command is not defined, the function will not be affected.
- For 1/4 duty drive mode after reaching the memory location 1BH, the pointer will reset to 00H.
- For 1/8 duty drive mode after reaching the memory location 33H, the pointer will reset to 00H.

Drive Mode Command

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Driver mode setting command	1 st	1	0	0	0	0	0	1	0		W	82H
Duty and bias setting	2 nd	x	Х	х	Х	Х	X	Duty	Bias	No matter what "Duty" bit is set, 1/8 duty drive mode is only available for 48LQFP.	W	00H

Note:

В	it	Duty	Bias	
Duty	Bias	Duty	Dias	
0	0	1/4 duty	1/3 bias	
0	1	1/4 duty	1/4 bias	
1	0	1/8 duty	1/3 bias	
1	1	1/8 duty	1/4 bias	

- Power-on status: The drive mode 1/4 duty output and 1/3 bias is selected.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 18 August 29, 2022



System Mode Command

This command controls the internal system oscillator on/off and display on/off.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
System mode setting command	1 st	1	0	0	0	0	1	0	0		W	84H
System oscillator and Display on/off Setting	2 nd	Х	Х	Х	Х	Х	Х	S	Е		W	00H

Note:

E	Bit	Internal System	I CD Dioploy
S	Е	oscillator	LCD Display
0	X	off	off
1	0	on	off
1	1	on	on

- Power-on status: Display off and disable the internal system oscillator.
- · If the programmed command is not defined, the function will not be affected.

Frame Frequency Command

This command selects the frame frequency.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Frame frequency command	1 st	1	0	0	0	0	1	1	0		W	86H
Frame frequency setting	2 nd	Х	Х	Х	Х	Х	Х	Х	F		W	00H

Note:

Bit	Frama Fraguenov					
F	Frame Frequency					
0	80Hz					
1	160Hz					

- Power-on status: Frame frequency is set to 80Hz.
- If the programmed command is not defined, the function will not be affected.

Blinking Frequency Command

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Blinking Frequency command	1 st	1	0	0	0	1	0	0	0		W	88H
Blinking Frequency setting	2 nd	Х	Х	Х	Х	Х	Х	BK1	BK0		W	00H

Note:

В	it	Blinking Frequency	
BK1	BK0		
0	0	Blinking off	
0	1	2Hz	
1	0	1Hz	
1	1	0.5Hz	

- · Power-on status: Blinking function is switched off.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 19 August 29, 2022



Internal Voltage Adjustment (IVA) Setting Command

The internal voltage (V_{LCD}) adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command.

Function	Byte	(MSB) Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	(LSB) Bit 0	Note	R/W	Def
IVA Command	1 st	1	0	0	0	1	0	1	0		W	8AH
IVA Control	2 nd	х	x	DE	VE	DA3	DA2	DA1	DA0	 The Segment/VLCD shared pin can be programmed via the "DE" bit. The "VE" bit is used to enable or disable the internal voltage adjustment is supply voltage to bias voltage. The DA3~DA0 bits can be used to adjust the V_{LCD} output voltage. 	W	30H

Note:

В			Internal			
DE	VE	VLCD shared pin select	Voltage Adjustment	Note		
0	0	VLCD	off	The bias voltage is supplied by the external VLCD pin when VCCA2 is connected to VLCD. The bias voltage is supplied by the external VLCD pin when VCCA2 is connected to VDD. If the VLCD pin is connected to the VDD pin, the internal voltage follower (OP4) must be disabled by setting the DA3~DA0 bits as "0000".		
0	1	VLCD	on	When VCCA2 is connected to VLCD, internal voltage adjustment can not be used to adjust internal bias voltage. (Bias voltage is supplied by the external VLCD pin) When VCCA2 is connected to VDD, internal voltage adjustment can not be used to adjust internal bias voltage when VLCD pin is supplies with external voltage.(Recommend: can not be used) When VCCA2 is connected to VDD, internal voltage adjustment can be used to adjust internal bias voltage when VLCD pin is floating and internal voltage adjustment is enable.(Bias voltage is supplied by the internal voltage adjustment)		
1	0	Segment 55	off	The bias voltage is supplied by the external VLCD pin when VCCA2 is connected to VLCD. The bias voltage is supplied by the external VDD pin when VCCA2 is connected to VDD. The internal voltage-follower (OP4) is disabled automatically and DA3~DA0 don't care.		
1	1	Segment 55	on	When VCCA2 is connected to VLCD, internal voltage adjustment can be used to adjust internal bias voltage when VLCD pin is supplies with external voltage and internal voltage adjustment is enable. (Bias voltage is supplied by the internal voltage adjustment) When VCCA2 is connected to VDD, internal voltage adjustment can be used to adjust internal bias voltage when internal voltage adjustment is enable. (Bias voltage is supplied by the internal voltage adjustment)		

- Power-on status: Enable the internal voltage Adjustment and the Segment/VLCD pin is set as the segment pin.
- When the DA0~DA3 bits are set to "0000", the internal voltage follower (OP4) is disabled. When the DA0~DA3 bits are set to other values except "0000", the internal voltage follower (OP4) is enabled.
- If the programmed command is not defined, the function will not be affected.


Rev. 1.10 20 August 29, 2022




Operation Flowchart

Access procedures are illustrated below by means of the flowcharts.


Initialization



Display Data Read/Write (Address Setting)



Segment / VLCD Shared Pin and Internal Voltage Adjustment Setting






Power Supply Sequence


- If the power is individually supplied on the VLCD and VDD pins, it is strongly recommended to follow the Holtek power supply sequence requirement.
- If the power supply sequence requirement is not followed, it may result in malfunction.

Holtek Power Supply Sequence Requirement:

- 1. Power-on sequence:
 - Turn on the logic power supply V_{DD} first and then turn on the LCD driver power supply V_{LCD} .
- 2. Power-off sequence:
 - Turn off the LCD driver power supply V_{LCD} first and then turn off the logic power supply V_{DD} .
- When the V_{LCD} voltage is less than or is equal to V_{DD} voltage application



- When the V_{LCD} voltage is greater than V_{DD} voltage application



Rev. 1.10 22 August 29, 2022



Application Circuits


Set as Segment Pin

Case1

- Disable the internal V_{LCD} voltage adjustment.
- The bias voltage is supplied by internal V_{DD} power.


1/4 Duty

(COM0~COM3, SEG0~SEG55)



1/8 Duty

(64-pin LQFP package: COM0~COM7, SEG4~SEG55) (48-pin LQFP package: COM0~COM7, SEG4~SEG39)



Note: The 48-pin Package Supports LCD 1/8 Duty only.




Case2

- Enable the internal $V_{\text{\tiny LCD}}$ voltage adjustment.
- The bias voltage is supplied by internal V_{LCD} voltage adjustment power.


1/4 Duty

(COM0~COM3, SEG0~SEG55)



1/8 Duty

(64-pin LQFP package: COM0~COM7, SEG4~SEG55) (48-pin LQFP package: COM0~COM7, SEG4~SEG39)



Note: The 48-pin Package Supports LCD 1/8 Duty only.

Rev. 1.10 24 August 29, 2022



Set as VLCD Pin


Case1

- Disable the internal $V_{\text{\tiny LCD}}$ voltage adjustment.


1/4 Duty

(COM0~COM3, SEG0~SEG54)

1. One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage.



2. Support External $V_{\text{\tiny LCD}}$ to determine the bias voltage.




Rev. 1.10 25 August 29, 2022



1/8 Duty


(64-pin LQFP package: COM0~COM7, SEG4~SEG54) (48-pin LQFP package: COM0~COM7, SEG4~SEG38)

1. One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage.



Note: The 48-pin Package Supports LCD 1/8 Duty only.

2. Support External $V_{\text{\tiny LCD}}$ to determine the bias voltage.



Note: The 48-pin Package Supports LCD 1/8 Duty only.

Rev. 1.10 26 August 29, 2022




Case2

- \bullet Enable the internal V_{LCD} voltage adjustment.
- The external MCU can detect the voltage of VLCD pin.


1/4 Duty

(COM0~COM3, SEG0~SEG54)



1/8 Duty

(64-pin LQFP package: COM0~COM7, SEG4~SEG54) (48-pin LQFP package: COM0~COM7, SEG4~SEG38)



Note: The 48-pin Package Supports LCD 1/8 Duty only.



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

Rev. 1.10 28 August 29, 2022



48-pin LQFP (7mm×7mm) Outline Dimensions




Symbol	Dimensions in inch					
	Min.	Nom.	Max.			
А	_	0.354 BSC	_			
В	_	0.276 BSC	_			
С	_	0.354 BSC	_			
D	_	0.276 BSC	_			
E	_	0.020 BSC	_			
F	0.007	0.009	0.011			
G	0.053	0.055	0.057			
Н	_	_	0.063			
I	0.002	_	0.006			
J	0.018	0.024	0.030			
K	0.004	_	0.008			
α	0°	_	7°			

Cumhal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	9.00 BSC	_			
В	_	7.00 BSC	_			
С	_	9.00 BSC	_			
D	_	7.00 BSC	_			
E	_	0.50 BSC	_			
F	0.17	0.22	0.27			
G	1.35	1.40	1.45			
Н	_	_	1.60			
I	0.05	_	0.15			
J	0.45	0.60	0.75			
K	0.09	_	0.20			
α	0°	_	7°			

Rev. 1.10 29 August 29, 2022



64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A	_	0.354 BSC	_			
В	_	0.276 BSC	_			
С	_	0.354 BSC	_			
D	_	0.276 BSC	_			
E	_	0.016 BSC	_			
F	0.005	0.007	0.009			
G	0.053	0.055	0.057			
Н	_	_	0.063			
I	0.002	_	0.006			
J	0.018	0.024	0.030			
K	0.004	_	0.008			
α	0°	_	7°			

Cumbal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	9.00 BSC	_			
В	_	7.00 BSC	_			
С	_	9.00 BSC	_			
D	_	7.00 BSC	_			
E	_	0.40 BSC	_			
F	0.13	0.18	0.23			
G	1.35	1.40	1.45			
Н	_	_	1.60			
I	0.05	_	0.15			
J	0.45	0.60	0.75			
K	0.09	_	0.20			
α	0°	_	7°			

Rev. 1.10 30 August 29, 2022



Copyright[©] 2022 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK' products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK' products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.10 31 August 29, 2022