

# **8×9 Constant Current LED Driver**

# HT16D31A/HT16D31B

Revision: V1.40 Date: May 16, 2023

www.holtek.com



# **Table of Contents**

Features	4
Applications	4
Development Tools	4
General Description	5
Selection Table	5
Block Diagram	5
Pin Assignment	
Pin Description	
Approximate Internal Connections	
Absolute Maximum Ratings	
D.C. Characteristics	
A.C. Characteristics	
A.C. Characteristics – SPI 3-wire Serial Bus	
A.C. Characteristics – I <sup>2</sup> C Serial Bus	
Timing Diagrams	
I <sup>2</sup> C Bus Timing	
Power on Reset Timing	
Functional Description	
Power-on Reset	
LED Driver	
System Oscillator	11
Driver Outputs	12
Address Pointer	12
Open/Short Detection Function	
Over Temperature Protection	
Constant Current Output	
Load Supply Voltage – LED_V <sub>DD</sub>	
Display Data RAM – DDRAM Fade Data RAM	
LED On/Off Control RAM Data	
Command Description	
Software Reset	
RAM Page Address Set	
Picture Start Page Address	
Movie Start Page Address	23
Movie Playing Length Set	24
Movie Cycle Time Set	24

# HT16D31A/HT16D31B 8×9 Constant Current LED Driver



Movie Page Delay Time	25
Last Page Set	25
Picture Scrolling Control	26
Display Mode	26
Configuration Mode	27
Fade Function Control	27
Global Fade Time	29
Cascade Mode	30
System Control	30
Constant Current Ratio	30
Brightness Control	31
Mode Control	32
Blanking Control Voltage Setting	33
Read Open Detection Data	34
Read Short Detection Data	34
Read Register Status	35
Read Movie Frame Status	36
Read Movie Loop Status	36
Read Function Flag	37
SPI 3-wire Serial Interface	38
Write Operation	38
Read Operation	39
I <sup>2</sup> C Serial Interface	42
Data Validity	
START and STOP Conditions	42
Byte Format	42
Acknowledge	43
Slave Addressing	43
Write Operation	44
Read Operation	45
Power Supply Sequence	48
Operation Flow Charts	
Application Circuits	
Common Cathode or Common Anode RGB LED Matrix Circuit	
Single LED IC Application	
Cascade Function	
Cascade Control Flow	
Package Information	
SAW Type 16-pin OFN (3mmx3mm for FP0 25mm) Outline Dimensions	



# **Features**

- Logic Operating Voltage: 2.7V~5.5V
- LED Driver Operating Voltage: 4.5V~5.5V
- LED Display: 9 combinations of output pins (CA0~CA8), 8 rows and 9 commons LED Matrix
- LED Data RAM1(Max.):  $8 \times 9 \times 8 \times (2)$  bits = (144)  $\times 8$  bits for Gray mode
- LED Data RAM2(Max.):  $8 \times 9 \times 4 \times (2)$  bits =  $(72) \times 8$  bits for Fade mode
- LED Data RAM3(Max.):  $1 \times 9 \times 8 \times (2)$  bits = (18)  $\times$  8 bits for LED On/Off Control
- Integrated 2.4MHz RC oscillator
- 2 frame memory for animations
- 256-level global brightness scale
- · Binary scale mode or Gray scale mode
- · Global blinking or fade function
- · Automatic scroll function: left/right
- Internal Current Reference Control
- Support max. 48mA Sink Constant Current
- 16-level Maximum current setup selection
- Current matching to  $\pm 3\%$
- · Over temperature protection circuit
- Open/short protection circuit for each dot
- I<sup>2</sup>C-bus or SPI 3-wire Interface
- · Cascade function for extend applications
- Package Types: 16-pin NSOP-EP/QFN

# **Applications**

- · Industrial control displays
- · Mobile phones
- · Traffic signboards and information displays
- Digital clocks, thermometers, counters, electronic meters
- · Instrumentation readouts
- · Other consumer applications
- · LED displays

# **Development Tools**

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/esk-led-100 (HT16D31B only)

https://www.holtek.com/washing\_machine\_workshop (HT16D31B only)

Rev. 1.40 4 May 16, 2023




# **General Description**

The HT16D31A and HT16D31B are high accuracy constant current and memory mapping LED display controller/drivers. The maximum display capacity of the devices is 72 patterns composed of 8 rows and 9 commons. The devices can generate a 256 step Gray Scale (PWM data) using software controlled PWM circuitry and 256 LED illumination levels using software controlled PWM circuitry. The devices provide constant current output control using software controlled for each row output terminal. A serial interface is provided to allow the devices to receive instructions for its command mode and data mode. Only three lines are required for device interfacing to a host controller. The display capacity can be easily extended by cascading the devices thus expanding its application possibilities. The devices are compatible with most microcontrollers offering easy interfacing via their two serial interfaces, an I<sup>2</sup>C interface or an SPI 3-wire serial interface.

### **Selection Table**


Part Number	Interface
HT16D31A	3-wire SPI
HT16D31B	I <sup>2</sup> C

# **Block Diagram**





# **Pin Assignment**




# **Pin Description**

Pin Name	Туре	Function
VDD	_	Positive power supply for logic circuits
VSS	_	Negative power supply for logic circuits, ground
LEDVDD	_	Positive power supply for driver circuit
LEDVSS	_	Negative power supply for driver circuit, ground
CSB/AD	I	I <sup>2</sup> C interface device address data set input pin for I <sup>2</sup> C interface Chip Select pin for SPI 3-wire Interface
CLK/SCL	1	Serial clock input pin Serial Clock (SCL) Input for I <sup>2</sup> C interface Serial Clock (CLK) Input for SPI 3-wire Interface
DIO/SDA	I/O	Serial data input/output pin. Data is input to or comes out from the shift register at the clock rising edge.  I²C interface serial data (SDA) Input/Output – NMOS open-drain output  SPI 3-wire serial interface serial data input/output – CMOS output
SYNC	I/O	Synchronization clock Input / output pin If the Master Mode command is programmed, the system clock is output on the SYNC pin. If the Slave Mode command is programmed, the system clock is input on the SYNC pin.
CA0~CA8	I/O	LED combinations of output pins. (Rows and Commons combo pins)

Rev. 1.40 6 May 16, 2023



# **Approximate Internal Connections**



# **Absolute Maximum Ratings**

Supply Voltage $V_{SS}$ -0.3V to $V_{SS}$ +6.0V
Input Voltage $V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Operating Temperature40°C to 85°C
Storage Temperature60°C to 150°C
Thermal Resistance (Rth) (16-pin QFN)
(16-pin NSOP-EP)31°C/W
Max junction Temperature (Tj)
Power Dissipation (PD) (Ta=25°C) (16-pin QFN)
(Ta=85°C) (16-pin QFN)0.58W
(Ta=85°C) (16-pin NSOP-EP)3.23W
(Ta=85°C) (16-pin NSOP-EP)1.29W
CAn Output Current (Single pin)
Total Power Line Current (Ta=25°C)

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# D.C. Characteristics

V<sub>DD</sub>=5V, LED V<sub>DD</sub>=5V, Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tyn	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	WIIII.	Тур.	IVIAX.	Unit
V <sub>DD</sub>	Logic Supply Voltage	_	_	2.7	_	5.5	V
LED_V <sub>DD</sub>	LED Supply Voltage	_	_	4.5	_	5.5	V
Ізтв	Standby Current	5V	No load, Power down mode (System OSC off, LED display off)	_	1.0	2.0	μΑ
I <sub>DD</sub>	Operating Current	5V	No load, LED on, Constant current ratio=33mA Internal RC OSC, Output all on	_	4.5	7.0	mA
I <sub>LED_VDD</sub>	Operating Current	5V	No load, LED On, Constant current ratio=33mA Internal RC OSC, Output all on	_	2.1	3.5	mA
V <sub>IH</sub>	Input High Voltage	5V	DIO, CLK, SDA, SCL, CSB, SYNC	$0.7V_{DD}$	_	5.0	V
V <sub>IL</sub>	Input Low Voltage	5V	DIO, CLK, SDA, SCL, CSB, SYNC		_	$0.3V_{DD}$	V
Іон	High Level Output Current	5V	V <sub>OH</sub> =4.5V, SYNC, DIO	-10	-13	_	mA
I <sub>OL</sub>	Low Level Output Current	5V	V <sub>OL</sub> =0.5V, SYNC, DIO, SDA	18	25	_	mA
Іса_он	CAn Source Current	5V	Constant current ratio=33mA, V <sub>OH</sub> =4.5V	270	330	_	mA
I <sub>CA_OL</sub>	CAn Constant Current	5V	Constant current ratio=33mA, V <sub>DS</sub> =0.7V~2V	_	33	_	mA
dl <sub>CA1</sub> <sup>(1)</sup>	Bit Current Skew	5V	Constant current ratio=33mA, V <sub>DS</sub> =1V	_	±3.0	±5.0	%
dl <sub>CA2</sub> (2)	Channel Current Skew	5V	Constant current ratio=33mA, V <sub>DS</sub> =1V	_	±3.0	±5.0	%
%/dV <sub>DS</sub> (3)	Output Current vs. Output Voltage Regulation	5V	Constant current ratio=33mA, V <sub>DS</sub> =0.7V~2.0V, V <sub>DD</sub> =5.0V	_	±0.3	±0.5	%/V
%/dV <sub>DD</sub> (4)	Output Current vs. Supply Voltage Regulation		Constant current ratio set=33mA, V <sub>DD</sub> =4.5V~5.5V, V <sub>DS</sub> =1.0V	_	_	±1.0	%/V

Note: 1. Bit Skew:

$$\label{eq:pin_dI_CA1} Pin_{} \ dI_{CA1} \left(\%\right) = \frac{I_{CA\_(n+1)} \left(V_{DS}\!\!=\!\!1V\right) - I_{CA\_n} \left(V_{DS}\!\!=\!\!1V\right)}{I_{CA\_(n+1)} \left(V_{DS}\!\!=\!\!1V\right) + I_{CA\_n} \left(V_{DS}\!\!=\!\!1V\right) / 2} \\ \times 100\% \ (n: CA pin number)$$

#### 2. Channel Skew:

$$+ \ dI_{CA2} \left(\% \right.) = \ \frac{I_{CA\_MAX} - I_{CA\_AVG}}{I_{CA\_AVG}} \ \times 100\% \qquad (n: CA \ pin \ number)$$

$$-\,dI_{CA2}\left(\%\right) = \,\frac{\,\,I_{CA\_MIN} - I_{CA\_AVG}\,\,}{\,\,I_{CA\_AVG}\,\,} \times 100\% \qquad (n:\,CA\,pin\,number)$$

#### Where:

$$\begin{split} &I_{CA\_AVG}\text{: the average }I_{CA}\text{ for all CA pins on }V_{DS}\!\!=\!\!1V\\ &I_{CA\_MAX}\text{: the max }I_{CA}\text{ of all CA pins on }V_{DS}\!\!=\!\!1.0V\\ &I_{CA\_MIN}\text{: the min }I_{CA}\text{ of all CA pins on }V_{DS}\!\!=\!\!1.0V \end{split}$$

$$3.~\%/dV_{\rm DS}~(\%/V) = \frac{I_{CA\_MAX} - I_{CA\_MIN}}{(2.0V - 0.7V) \times I_{CA\_AVG}} \times 100\%$$

#### Where:

 $I_{CA\_AVG}$ : the average  $I_{CA}$  for each CA pins between  $V_{DS}$ =0.7V and 2.0V  $I_{CA\_MAX}$ : the max  $I_{CA}$  of each CA pins between  $V_{DS}$ =0.7V and 2.0V  $I_{CA\_MIN}$ : the min  $I_{CA}$  of each CA pins between  $V_{DS}$ =0.7V and 2.0V

Rev. 1.40 8 May 16, 2023



$$4. \ \%/dV_{DD} \ (\%/V) = \frac{I_{CA\_MAX} - I_{CA\_MIN}}{(5.5V - 4.5V) \times I_{CA\_AVG}} \ \times 100\%$$

Where:

 $I_{\text{CA\_AVG}}$  : the average  $I_{\text{CA}}$  for each CA  $\,$  pins between  $V_{\text{DD}}\!\!=\!\!4.5V$  and 5.5V

 $I_{CA\_MAX}$ : the max  $I_{CA}$  of each CA pins between  $V_{DD}$ =4.5V and 5.5V

 $I_{\text{CA}\ \text{MIN}}\!:$  the min  $I_{\text{CA}}$  of each CA pins between  $V_{\text{DD}}\!\!=\!\!4.5V$  and 5.5V

 $V_{DS}=1V$ 

5. Application condition of power supply: LED\_ $V_{DD} \ge V_{DD}$ 

# A.C. Characteristics

 $V_{DD} = 2.7V \sim 5.5V$ , Ta=25°C

Cymbal	Dovomatov		Test Conditions	Min.	Tren	May	Heit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	WIIII.	Тур.	Max.	Unit	
f <sub>SYS</sub>	System Clock	_	On-chip RC oscillator	2.1	2.4	2.7	MHz	
f <sub>LED</sub>	LED Frame Rate	_	_	_	980	_	Hz	
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV	
RR <sub>VDD</sub>	V <sub>DD</sub> Rise Rate to Ensure Power-on Reset	_	_	0.05	_	_	V/ms	
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ Stay at $V_{\text{POR}}$ to Ensure Power- on reset	_	_	10	_	_	ms	

# A.C. Characteristics - SPI 3-wire Serial Bus

V<sub>DD</sub>=2.7V~5.5V, Ta=25°C

Comple al	Downworton.		Test Conditions	B.d.i.o	T	Man	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
t <sub>CLK</sub>	Clock Cycle Time	_	_	250	_	_	ns
t <sub>CW</sub>	Clock Pulse Width	_	_	100	_	_	ns
t <sub>DS</sub>	Data Setup Time	_	_	50	_	_	ns
t <sub>HS</sub>	Data Hold Time	_	_	50	_	_	ns
tcsw	"H" CSB Pulse Width	_	_	100	_	_	ns
t <sub>CSL</sub>	CSB Setup Time (CSB↓ – CLK↓)	_	_	50	_	_	ns
t <sub>CSH</sub>	CS Hold Time (CLK↑ – CSB↑)	_	_	4	_	_	μs
t <sub>PD</sub>	Data Output Delay Time (CLK – DIO)	_	$C_0=15pF$ $t_{PD}=10 \text{ to } 90\%$ $t_{PD}=10 \text{ to } 10\%$		_	350	ns



# A.C. Characteristics - I<sup>2</sup>C Serial Bus


Ta=25°C

0	Damanatan	O a sadisti a sa a	V <sub>DD</sub> =2.4	4V~5.5V	V <sub>DD</sub> =3.0	Unit	
Symbol	Parameter	Conditions	Min.	Max.	Min.	Min. Max.	
f <sub>SCL</sub>	Clock Frequency	_	_	100	_	400	kHz
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t <sub>HD:STA</sub>	Start Condition Hold Time	After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t <sub>LOW</sub>	SCL Low Time	_	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	SCL High Time	_	4.0	_	0.6	_	μs
t <sub>SU:STA</sub>	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t <sub>HD:DAT</sub>	Data Hold Time	_		_	0	_	ns
t <sub>SU:DAT</sub>	Data Setup Time	_	250	_	100	_	ns
t <sub>R</sub> Note	SDA and SCL Rise Time	_	_	1.0	_	0.3	μs
t <sub>F</sub> Note	SDA and SCL Fall Time	_	_	0.3	_	0.3	μs
t <sub>SU:STO</sub>	Stop Condition Setup Time	_	4.0	_	0.6	_	μs
t <sub>AA</sub>	Output Valid from Clock	_	_	3.5	_	0.9	μs
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	20	_	20	ns

Note: These parameters are periodically sampled but not 100% tested.

# **Timing Diagrams**


# **SPI 3-Wire Serial Bus Timing**




Rev. 1.40 10 May 16, 2023



### I<sup>2</sup>C Bus Timing



### **Power on Reset Timing**



Note: 1. If the conditions of Reset timing are not satisfied in power ON/OFF sequence, the internal Power on Reset (POR) circuit will not operate normally.

2. If it is difficult to meet power on reset timing conditions, please execute software reset command after Power on.

# **Functional Description**

#### **Power-on Reset**

After power is applied the device will be initialised by an internal power-on reset circuit. The internal circuit status after initialisation is as follows:

- All registers are set to their default value but the contents of the DDRAM are not affected
- · System Oscillator will be off
- All CA outputs and SYNC pin status will be high impedance
- The LED display will be in an off state

Data transfers on the I<sup>2</sup>C-bus or SPI 3-wire serial bus should be avoided for 1ms following a power-on to allow the reset initialization operation to complete.

#### **LED Driver**

The HT16D31A/HT16D31B is a 72 pattern LED driver which can be configured as 8×9 pattern. This feature makes the HT16D31A/HT16D31B suitable for multiple LED applications.

### **System Oscillator**

The internal logic and the LED drive signals of the  $\rm HT16D31A/HT16D31B$  are timed by the integrated RC oscillator.

The System Clock frequency determines the LED frame frequency. A clock signal must always be supplied to the device; removing the clock may freeze the device if the standby mode command is executed. At initial system power on, the system oscillator is in the stop state.



#### **Driver Outputs**


The LED driver offers an  $8\times9$  LED Matrix with 1/9 cycle rate. The required lines to drive all 72 LEDs are reduced to 9 by using the cross-plexing feature optimizing space on the PCB. The driver output signals are generated in accordance with the data resident in the display latch. Each CA pin (CA0 $\sim$ CA8) can be switched to V<sub>SS</sub> via the internal current sink ("low"), to V<sub>DD</sub> ("high") or not connected ("high-Z").

#### **Address Pointer**

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialisation of the address pointer using the Address pointer command.

### **Open/Short Detection Function**

These devices include open/short detection function that the open/short condition of the LED can be detected. It is recommended to implement the detection before using the devices for actual applications.



• When Open/Short detection is enabled and the CLK/SCL clock is input, the detection starts. The CAn detection time is equal to the input CLK/SCL clock pulse width. The CA1\_Data~CA8\_Data will start to be scanned in CA0\_Scan time. Similarly in the CA1\_Scan time, the CAn\_Data (except CA1\_Data) will be scanned. The whole scan operation will sequentially be implemented in the above way from CA1\_Scan to CA8\_Scan time. By this way, individual LED is checked for open or short condition during the scan.

Rev. 1.40 12 May 16, 2023



- During the CAn\_Scan active time, the CAn terminal pin voltages will be compared with two
  reference voltages to determine whether LED is open or short. Open or short condition of each
  LED can be read back by reading short detection data register or open detection data register.
- LED is detected as 'OPEN' state when the detected constant current output voltage is over LED V<sub>SS</sub>+0.5V. And it is only valid when the corresponding bit in Open Data RAM is set as "1".
- LED is detected as 'SHORT' state when the detected constant current output voltage is under LED V<sub>DD</sub>-0.5V. And it is only valid when the corresponding bit in Short Data RAM is set as "1".

#### **Over Temperature Protection**

The devices include thermal protection circuitry. When the junction temperatures exceed a certain detection temperature the temperature protection circuit is activated. The TSDF flag bit will be set to "1", the display will be off and the direct pins will be turned off.

When the chip junction temperature exceeds 150°C, the entire IC display is turned off and the direct pins will be turned off along with the TSDF flag bit being set to "1". The device will resume operation (normal display) and turn on the direct pins and the TSDF flag bit will be cleared to "0" when the chip junction temperature falls below 125°C.


The temperature protection function detection temperature has a value of about 150°C. But as the detect temperature function includes hysteresis, its release temperature is about 125°C (Design reference value).

### **Constant Current Output**

The Constant current output of each CA pin output channel can be setup internally. The current scale range can be adjusted by using the Constant Current Ratio command. The maximum current variation between channels is less than  $\pm 3\%$ . The characteristics curve of output stage in the saturation region is flat for which users can refer to the charts below. The output current remains constant regardless of the LED forward voltage ( $V_F$ ) variations.

The output current ( $I_{CA}$ ) scale range can be adjusted by using the Constant Current Ratio command. The maximum LED current is up to 48mA.


The default relationship between I<sub>CA</sub> and Constant Current Ratio command set value is shown in the following figure.





### Load Supply Voltage - LED\_VDD

The devices can be operated satisfactorily when  $V_{DS}$  lies in a range of 0.7V to 2.0V. It is recommended to use a low supply voltage for LED\_ $V_{DD}$  to reduce the  $V_{DS}$  value which will reduce the device power consumption and subsequent device temperature.



### Display Data RAM - DDRAM

In the Binary Mode, the display RAM is a static 9×8-bit RAM in which the LED data is stored. A logic "1" in the RAM bit-map indicates an "on" state of the corresponding LED ROW. Similarly a logic "0" indicates an "off" state. There is a one-to-one correspondence between the display memory addresses and the CA pin outputs, and between the individual bits of a RAM word and the column outputs. The following shows the mapping from the RAM to the LED pattern.


Data Bit											
D7	D6	D5	D4	D3	D2	D1	D0	ADDR			
C1-8	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	00h			
C2-8	C2-7	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	01h			
C3-8	C3-7	C3-6	C3-5	C3-4	C3-3	C3-2	C3-1	02h			
C4-8	C4-7	C4-6	C4-5	C4-4	C4-3	C4-2	C4-1	03h			
C5-8	C5-7	C5-6	C5-5	C5-4	C5-3	C5-2	C5-1	04h			
C6-8	C6-7	C6-6	C6-5	C6-4	C6-3	C6-2	C6-1	05h			
C7-8	C7-7	C7-6	C7-5	C7-4	C7-3	C7-2	C7-1	06h			
C8-8	C8-7	C8-6	C8-5	C8-4	C8-3	C8-2	C8-1	07h			
C9-8	C9-7	C9-6	C9-5	C9-4	C9-3	C9-2	C9-1	08h			

Note: The addresses will continuously increment automatically. The address will be wrapped around to address 00h when it exceeds the maximum address value of 08h.

Rev. 1.40 May 16, 2023



The default relationship between RAM mapping and LED address is shown in the following figure.



In the Gray mode, the display RAM is a static  $9\times8\times8$ -bit RAM in which the LED data is stored. A logic "1" in the RAM bit-map indicates an "on" state of the corresponding LED ROW. Similarly a logic 0 indicates an "off" state. There is a one-to-one correspondence between the display memory addresses and the CA pin outputs and between the individual bits of a RAM word and the column outputs.

The following shows the mapping from the RAM to the LED pattern.

Data Byte											
D7~D0	D7~D0	D7~D0	D7~D0	D7~D0	D7~D0	D7~D0	D7~D0	ADDR			
07h	06h	05h	04h	03h	02h	01h	00h	00h~07h			
(C1-8)	(C1-7)	(C1-6)	(C1-5)	(C1-4)	(C1-3)	(C1-2)	(C1-1)				
17h	16h	15h	14h	13h	12h	11h	10h	10h~17h			
(C2-8)	(C2-7)	(C2-6)	(C2-5)	(C2-4)	(C2-3)	(C2-2)	(C2-1)				
27h	26h	25h	24h	23h	22h	21h	20h	20h~27h			
(C3-8)	(C3-7)	(C3-6)	(C3-5)	(C3-4)	(C3-3)	(C3-2)	(C3-1)				
37h	36h	35h	34h	33h	32h	31h	30h	30h~37h			
(C4-8)	(C4-7)	(C4-6)	(C4-5)	(C4-4)	(C4-3)	(C4-2)	(C4-1)				
47h	46h	45h	44h	43h	42h	41h	40h	40h~47h			
(C5-8)	(C5-7)	(C5-6)	(C5-5)	(C5-4)	(C5-3)	(C5-2)	(C5-1)				
57h	56h	55h	54h	53h	52h	51h	50h	50h~57h			
(C6-8)	(C6-7)	(C6-6)	(C6-5)	(C6-4)	(C6-3)	(C6-2)	(C6-1)				
67h	66h	65h	64h	63h	62h	61h	60h	60h~67h			
(C7-8)	(C7-7)	(C7-6)	(C7-5)	(C7-4)	(C7-3)	(C7-2)	(C7-1)				
77h	76h	75h	74h	73h	72h	71h	70h	70h~77h			
(C8-8)	(C8-7)	(C8-6)	(C8-5)	(C8-4)	(C8-3)	(C8-2)	(C8-1)				
87h	86h	85h	84h	83h	82h	81h	80h	80h~87h			
(C9-8)	(C9-7)	(C9-6)	(C9-5)	(C9-4)	(C9-3)	(C9-2)	(C9-1)				


Note: The addresses will continuously increment automatically. The address will be wrapped around to address 00h when it exceeds the maximum address value of 87h.



### **LED Driver Output Waveform**

The devices include a 72 ( $8\times9$ ) pattern LED driver. This can be setup in a  $8\times9$  format for the COM outputs. This feature allows the device to be used in multiple LED applications. The LED driver mode waveforms and scanning format is as follows.

8×9 Driver Mode and Disable Discharge Function.




Note:  $t_{SYS} = 1/f_{SYS}$  (1/2.4MHz).

Rev. 1.40 16 May 16, 2023



# **PWM Data Width Timing**

The PWM Data width timings are shown in the accompanying diagram.



Note:  $t_{SYS} = 1/f_{SYS} (1/2.4MHz)$ .



#### **Fade Data RAM**

The fade RAM is a static 36×8-bit RAM in which the mode function, delay time function and slope cycle time function for each dot is stored. There is a one-to-one correspondence between the fade function memory addresses and the CA pin outputs and between the individual bits of a RAM word and the column outputs.

	W	1	0	0	0	0	0	1	0	82h	Write Fade RAM Data
Write Dot	W	A7	A6	A5	A4	A3	A2	A1	A0	00h	RAM Address
Fade Data	W	FS2	FT2_1	FT1_1	FT0_1	FS1	FT2_0	FT1_0	FT0_0	_	Set Parameters for Fade Mode FS: Blink or Fade Mode select FT: Blink or Fade cycle time set

FS1/FS2	Select	Remarks
0	Fade Mode	Default
1	Blink Mode	_

The cycle time set is setup as follows.

FT2_0 /(FT 2_1)	FT 1_0 /(FT 1_1)	FT 0_0 /(FT 0_1)	Fade T1 Time	Remarks
0	0	0	Off	Default
0	0	1	256 frames	1×256
0	1	0	512 frames	2×256
0	1	1	1024 frames	4×256
1	0	0	1536 frames	6×256
1	0	1	2048 frames	8×256
1	1	0	2560 frames	10×256
1	1	1	3072 frames	12×256

Note: 1. In the Binary Mode the Fade data setting for each dot RAM is invalid.

2. The setup time is based on OSC frequency.

Pixel	1 Frame Time
8×9	((256+16)×9)/2.4MHz≈1.02ms

The following shows a mapping from the Fade RAM to the LED pattern.

_						
ata		Byte				ADDR
0	D4 D3~D0 D7~ D4	D7~ D4	D3~D0	D7~ D4	D3~D0	ADDK
)	h 03h 02h -8) (C1-7) (C1-6)	01h (C1-4)	01h (C1-3)	00h (C1-2)	00h (C1-1)	00h~03h
)	h 13h 12h -8) (C2-7) (C2-6)	11h (C2-4)	11h (C2-3)	10h (C2-2)	10h (C2-1)	10h~13h
)	h 23h 22h -8) (C3-7) (C3-6)	21h (C3-4)	21h (C3-3)	20h (C3-2)	20h (C3-1)	20h~23h
)	h 33h 32h -8) (C4-7) (C4-6)	31h (C4-4)	31h (C4-3)	30h (C4-2)	30h (C4-1)	30h~33h
)	h 43h 42h -8) (C5-7) (C5-6)	41h (C5-4)	41h (C5-3)	40h (C5-2)	40h (C5-1)	40h~43h
)	h 53h 52h -8) (C6-7) (C6-6)	51h (C6-4)	51h (C6-3)	50h (C6-2)	50h (C6-1)	50h~53h
)	h 63h 62h -8) (C7-7) (C7-6)	61h (C7-4)	61h (C7-3)	60h (C7-2)	60h (C7-1)	60h~63h
)	h 73h 72h -8) (C8-7) (C8-6)	71h (C8-4)	71h (C8-3)	70h (C8-2)	70h (C8-1)	70h~73h
)	h 83h 82h -8) (C9-7) (C9-6)	81h (C9-4)	81h (C9-3)	80h (C9-2)	80h (C9-1)	80h~83h

Note: The addresses will continuously increment automatically. The address will be wrapped around to address 00h when it exceeds the maximum address value of 83h.

Rev. 1.40 18 May 16, 2023



#### **LED On/Off Control RAM Data**

The LED on/off RAM is a static 9×8-bit RAM in which the LED mask data is stored. A logic "1" in the RAM bit-map indicates a "LED Control on" state of the corresponding LED ROW; similarly a logic "0" indicates a "LED Control off" state.

There is a one-to-one correspondence between the LED on/off Control memory addresses and the CA pin outputs and between the individual bits of a RAM word and the column outputs.

The following shows the mapping from the LED on/off Control RAM to the LED pattern.

			Dat	a Bit				ADDR
D7	D6	D5	D4	D3	D2	D1	D0	ADDK
C1-8	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	00h
C2-8	C2-7	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	01h
C3-8	C3-7	C3-6	C3-5	C3-4	C3-3	C3-2	C3-1	02h
C4-8	C4-7	C4-6	C4-5	C4-4	C4-3	C4-2	C4-1	03h
C5-8	C5-7	C5-6	C5-5	C5-4	C5-3	C5-2	C5-1	04h
C6-8	C6-7	C6-6	C6-5	C6-4	C6-3	C6-2	C6-1	05h
C7-8	C7-7	C7-6	C7-5	C7-4	C7-3	C7-2	C7-1	06h
C8-8	C8-7	C8-6	C8-5	C8-4	C8-3	C8-2	C8-1	07h
C9-8	C9-7	C9-6	C9-5	C9-4	C9-3	C9-2	C9-1	08h

Note: 1. Write 9 bytes data into the LED on/off RAM from the start address 00h. The addresses will continuously increment automatically. The address will be wrapped around to address 00h when it exceeds the maximum address value of 08h.

2. In the Binary Mode the LED on/off Control RAM function is invalid.

# **Command Description**

#### **Command Table**

Command	R/W	Bit 7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Def.	Description
RAM Page Ad	dress	Comma	nd								
RAM Page	W	1	1	1	1	1	1	0	1	FDh	Set RAM response page select
Address Set	W	Х	Х	Х	Х	A3	A2	A1	A0	00h	Page RAM address
RAM R/W Cor	nmand										
	W	1	0	0	0	0	0	0	0	80h	Write display RAM data
Write Display	W	A7	A6	A5	A4	A3	A2	A1	A0	00h	RAM address
Data	W	D7	D6	D5	D4	D3	D2	D1	D0	_	Display data Range: 00h~FFh
	W	1	0	0	0	0	0	0	1	81h	Read display RAM
Darad Diamin	W	A7	A6	A5	A4	A3	A2	A1	A0	00h	RAM address
Read Display Data	R	0	0	0	0	0	0	0	0	00h	Dummy byte
	R	D7	D6	D5	D4	D3	D2	D1	D0	_	Display data Range: 00h~FFh
	W	1	0	0	0	0	0	1	0	82h	Write fade RAM data
Write Dot	W	A7	A6	A5	A4	A3	A2	A1	A0	00h	RAM address
Fade Data	W	FS2	FT2_1	FT1_1	FT0_1	FS1	FT2_0	FT1_0	FT0_0	_	Set parameters for fade mode FS: Blink or fade mode select FT: Blink or fade cycle time set
	W	1	0	0	0	0	0	1	1	83h	Read parameters of fade RAM data
Read Dot Fade Data	W	A7	A6	A5	A4	A3	A2	A1	A0	00h	RAM address
rade Data	R	0	0	0	0	0	0	0	0	00h	Dummy byte
	R	FS1	FT2_1	FT1_1	FT0_1	FS0	FT2_0	FT1_0	FT0_0	_	Parameters of fade data



# HT16D31A/HT16D31B 8×9 Constant Current LED Driver

Command	R/W	Bit 7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Def.	Description
	W	1	0	0	0	0	1	0	0	84h	Write LED on/off control Data for
Write LED											each dot.
Control Data	W	0	0	0	A4	A3	A2	A1	A0	00h	RAM Address
	W	D7	D6	D5	D4	D3	D2	D1	D0	_	LED on/off control data
	W	1	0	0	0	0	1	0	1	85h	Read LED on/off control Data for each dot.
Read LED Control Data	W	0	0	0	A4	A3	A2	A1	A0	00h	RAM Address
Control Data	R	0	0	0	0	0	0	0	0	00h	Dummy Byte
	R	D7	D6	D5	D4	D3	D2	D1	D0		LED on/off control Data
Function Com	mand										
Picture	W	0	0	0	1	0	0	0	0	10h	
Start Page Address	W	Х	Х	Х	Х	PFS3	PFS2	PFS1	PFS0	00h	Set start address for Picture Mode
Movie	W	0	0	0	1	0	0	0	1	11h	
Start Page Address	W	MEN	Х	Х	Х	MFS3	MFS2	MFS1	MFS0	00h	Set start address for Movie Mode
Movie	W	0	0	0	1	0	0	1	0	12h	Number of pages played in a
Playing Length	W	Χ	Х	Х	X	MFL 3	MFL 2	MFL 1	MFL 0	01h	movie.
Movie	W	0	0	0	1	0	0	1	1	13h	Number of loops played in a movie
Cycles Time	W	Х	X	X	X	МСТ3	MCT2	MCT1	МСТ0	00h	Trumber of loops played in a movie
Movie Page	W	0	0	0	1	0	1	0	0	14h	Delay time between two pages
Delay Time	W	Χ	Х	MPD5	MPD4	MPD3	MPD2	MPD1	MPD0	04h	in a movie.
	W	0	0	0	1	0	1	0	1	15h	The last page displayed in a
Last Page	W	Х	Х	Х	Х	MLP3	MLP2	MLP1	MLP0	00h	movie (depending on the cycle time of loops played in a movie)
	W	0	0	1	0	0	0	0	0	20h	Set scrolling function for Picture
Picture Scrolling Control	W	SCEN	х	RL	HSP4	HSP3	HSP2	HSP1	HSP0	00h	Mode SCEN: Scrolling SW on/off RL: Right or Left scrolling direction HSP0~4: Horizontal Speed
Diamley Made	W	0	0	1	1	0	0	0	0	30h	Picture Display Mode or Movie
Display Mode	W	Χ	Х	Х	X	Х	Х	Х	MP	00h	Display Mode select
Configuration	W	0	0	1	1	0	0	0	1	31h	Discount Manda and Constitution
Mode	W	BGS	Х	Х	Х	Х	Х	Х	Х	00h	Binary Mode or Gray Mode select
	W	0	0	1	1	0	0	1	0	32h	FFEN: Fade function enable/disable
Fade Function Control	W	FFEN	GMEN	GFEN	FOT	FET1	FET0	FLT1	FLT0	4Ah	GMEN: Linear Intensity Mode or Gamma Intensity Mode GFEN: Global or each dot display mode FOT: Fade Out Time FET: Extinguish time FLT: Light time
Global	W	0	0	1	1	0	0	1	1	33h	Global Blinking/Fade Period Time
Fade Time	W	GFS	Х	Х	Х	Х	GFT2	GFT1	GFT0	00h	set
Cascade	W	0	0	1	1	0	1	0	0	34h	Master Made or Clave Made and
Mode	W	Х	Х	Х	Χ	Х	Х	MS1	MS0	00h	Master Mode or Slave Mode select
System	W	0	0	1	1	0	1	0	1	35h	System Oscillator on/off and
Control	W	Х	Х	Х	Х	Х	Х	FON	DON	00h	Display on/off control
Constant	W	0	0	1	1	0	1	1	0	36h	Constant Current D-4:- 40 1
Current Ratio	W	Х	Х	Х	Х	CC3	CC2	CC1	CC0	0Ah	Constant Current Ratio – 16 steps
Global	W	0	0	1	1	0	1	1	1	37h	Luminanae Cantl 050 -t
Brightness	W	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFh	Luminance Control – 256 steps

Rev. 1.40 20 May 16, 2023



Command	R/W	Bit 7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Def.	Description
	W	0	0	1	1	1	0	0	0	38h	TSDEN: Thermal protect circuit
Mode Control	W	TSD EN	TSDS	×	×	Х	x	OD EN	SD EN	00h	on/off TSDS: Select auto control or user control display on/off function when the over temperature protection is enabled ODEN: Open Detection on/off SDEN: Short Detection on/off
Blanking	W	0	0	1	1	1	0	0	1	39h	District Valtage Control 40 store
Voltage Set	W	VBEN	Х	Х	X	VB3	VB2	VB1	VB0	0Fh	Blanking Voltage Control –16 steps
Soft Reset	W	1	1	0	0	1	1	0	0	CCh	Soft Reset Function
Read Register	W	0	1	1	1	0	0	0	0	70h	Read internal command information
Status	R	D7	D6	D5	D4	D3	D2	D1	D0	_	Internal command information
Read Movie	W	0	1	1	1	0	0	0	1	71h	Read Movie frame and status information
Frame Status	R	MOF1	MOF0	Х	Х	MDF3	MDF2	MDF1	MDF0	_	MDF: Actual displayed frame. MOF: Movie is finished
Read Movie	W	0	1	1	1	0	0	1	0	72h	Read Movie loop operation and status information
Loop Status	R	MOL1	MOL0	Х	Х	MLP3	MLP2	MLP1	MLP0	_	MLP: Actual displayed loop times. MOL: Play loop is finished
	W	0	1	1	1	0	0	1	1	73h	Read Function parameters flag data
Read Function Flag	R	CAF	х	Х	Х	х	x	x	TSDF	00h	TSDF: Over temperature limit is reached. CAF: Indicate the 1st CA Scan waveform
Read Open	W	0	1	1	1	0	1	0	0	74h	Read LED Matrix Open status address
Detection Data	R	0	0	0	0	0	0	0	0	00h	Dummy byte
	R	D7	D6	D5	D4	D3	D2	D1	D0	_	Detection data information
Read Short	W	0	1	1	1	0	1	0	1	75h	Read LED Matrix Short status address
Detection Data	R	0	0	0	0	0	0	0	0	00h	Dummy byte
	R	D7	D6	D5	D4	D3	D2	D1	D0	_	Detection data information

Note: 1. X: Don't care

- 2. Def.: Power on reset default
- 3. It is not recommended to change between Master and Slave mode after a system enable
- 4. If programmed command data is not defined the function will not be affected

### **Software Reset**

This command is set to initialise all functions

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Soft Reset	W	1	1	0	0	1	1	0	0	CCh

The internal circuit status after initialisation is as follows.

- All registers are set to their default value but the contents of the DDRAM are not affected
- System Oscillator is off
- All CA outputs are high impedance
- The LED display is in an off state



### **RAM Page Address Set**

This command is to set the memory page address.


Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
RAM Page	W	1	1	1	1	1	1	0	1	FDh
Address Set	W	X	Х	Х	X	A3	A2	A1	A0	00h

A 2	A2	A1	4.0	RAM Page	e Address	Domonico
A3	AZ	A1	A0	Gray Mode	Binary Mode	Remarks
0	0	0	0	Page1	Page1	(Default)
0	0	0	1	Page2	Page2	_
0	0	1	0	_	Page3	_
0	0	1	1	_	Page4	_
0	1	0	0	_	Page5	_
0	1	0	1	_	Page6	_
0	1	1	0	_	Page7	_
0	1	1	1	_	Page8	_
1	0	0	0	_	Page9	_
1	0	0	1	_	Page10	_
1	0	1	0	_	Page11	_
1	0	1	1	_	Page12	_
1	1	0	0	_	Page13	_
1	1	0	1	_	Page14	
1	1	1	0	_	Page15	_
1	1	1	1	_	Page16	_

Note: If programmed command data is not defined the function will not be affected.

#### **RAM Page Configure**

User has to first configure the RAM Page Address Set Command (FDh) , then follows is the data 00h-0Fh to select the Page No., and then users can configure the display data value and function in that Page No.



Rev. 1.40 22 May 16, 2023



# **Picture Start Page Address**

This command is to set the start display page in Picture Mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Picture Start	W	0	0	0	1	0	0	0	0	10h
Page Address	W	X	X	X	X	PFS3	PFS2	PFS1	PFS0	00h

PFS3	PFS2	PFS1	PFS0	RAM Pag	ge Address	Remarks
PFSS	PF52	PFST	PFSU	Gray Mode	Binary Mode	Remarks
0	0	0	0	Page1 Page1		(Default)
0	0	0	1	Page2 Page2		_
0	0	1	0	_	Page3	_
0	0	1	1	_	Page4	_
0	1	0	0	_	Page5	_
0	1	0	1	_	Page6	_
0	1	1	0	— Page7		_
0	1	1	1	— Page8		_
1	0	0	0	_	Page9	_
1	0	0	1	_	Page10	_
1	0	1	0	_	Page11	_
1	0	1	1	_	Page12	_
1	1	0	0	_	Page13	_
1	1	0	1	_	Page14	_
1	1	1	0	_	Page15	_
1	1	1	1	_	Page16	_

Note: If programmed command data is not defined the function will not be affected.

# **Movie Start Page Address**

This command is to set the start display page in Movie Mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Movie Start	W	0	0	0	1	0	0	0	1	11h
Page Address	W	MEN	X	X	X	MFS3	MFS2	MFS1	MFS0	00h

MEN	sw	Remarks
0	Movie disable	Default
1	Movie enable	_

MFS3	MFS2	MFS1	MFS0	RAM Pag	ge Address	Remark
IVIFOS	IVIF32	IVIFOI	IVIFOU	Gray Mode	Binary Mode	Remark
0	0	0	0	Page1	Page1	(Default)
0	0	0	1	Page2	Page2	_
0	0	1	0	_	Page3	_
0	0	1	1	_	Page4	_
0	1	0	0	_	Page5	_
0	1	0	1	_	Page6	_
0	1	1	0	_	Page7	_
0	1	1	1	_	Page8	_
1	0	0	0	_	Page9	_
1	0	0	1	_	Page10	_



MFS3	MFS2	MFS1	MFS0	RAM Pag	ge Address	Remark
IVIFSS	WIF 52	IVIFST	IVIFSU	Gray Mode	Binary Mode	Remark
1	0	1	0	_	Page11	_
1	0	1	1	_	Page12	_
1	1	0	0	_	Page13	_
1	1	0	1	_	Page14	_
1	1	1	0	_	Page15	_
1	1	1	1	_	Page16	_

Note: If programmed command data is not defined the function will not be affected.

# **Movie Playing Length Set**

This command is to set the playing page length in movie mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Movie	W	0	0	0	1	0	0	1	0	12h
Playing Length	W	X	Х	X	Х	MFL3	MFL2	MFL1	MFL0	01h

MELO	MELO	MELA	MELO	Page N	lumber	Damanica
MFL3	MFL2	MFL1	MFL0	Gray Mode	Binary Mode	Remarks
0	0	0	0	1 Page	1 Page	_
0	0	0	1	2 Pages	2 Pages	(Default)
0	0	1	0	_	3 Pages	_
0	0	1	1	_	4 Pages	_
0	1	0	0	_	5 Pages	_
0	1	0	1	_	6 Pages	_
0	1	1	0	_	7 Pages	_
0	1	1	1	_	8 Pages	_
1	0	0	0	_	9 Pages	_
1	0	0	1	_	10 Pages	_
1	0	1	0	_	11 Pages	_
1	0	1	1	_	12 Pages	_
1	1	0	0	_	13 Pages	_
1	1	0	1	_	14 Pages	_
1	1	1	0	_	15 Pages	_
1	1	1	1	_	16 Pages	_

Note: If programmed command data is not defined, the function will not be affected.

# **Movie Cycle Time Set**

This command is to set the number of loops played in one movie.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Movie Cycle	W	0	0	0	1	0	0	1	1	13h
Time	W	X	X	Х	Х	МСТ3	MCT2	MCT1	мсто	00h

мст3	MCT2	MCT1	МСТ0	Loops Number	Remarks
0	0	0	0	1 loop	Default
0	0	0	1	2 loops	_
0	0	1	0	3 loops	_
0	0	1	1	4 loops	_
0	1	0	0	5 loops	_

Rev. 1.40 24 May 16, 2023



мст3	MCT2	MCT1	МСТ0	Loops Number	Remarks
0	1	0	1	6 loops	_
0	1	1	0	7 loops	_
0	1	1	1	8 loops	_
1	Х	Х	Х	Endless	Must be set to 0~7 to stop the movie

Note: 1. If programmed command data is not defined, the function will not be affected.

2. When a "Endless" mode is selected, the movie cycle time command must be set to a value in the range of from 0000b to 0111b to stop the movie play.

### Movie Page Delay Time

This command is to set the delay time between two pages in a movie.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Movie Page	W	0	0	0	1	0	1	0	0	14h
Delay Time	W	Х	Х	MPD5	MPD4	MPD3	MPD2	MPD1	MPD0	04h

Note: If programmed command data is not defined, the function will not be affected.

The setup time is based on the OSC frequency.

Pixel	1 Frame Time
8×9	((256+16)×9)/2.4MHz≈1.02ms

Movie page delay time= $(MPD[5:0]+1)\times 8\times 1$  frame time= $(1\sim64)\times 8\times 1$  frame time= $(8\sim512)\times 1$  frame time.

For example, When MPD[5:0]=4, Movie page delay time=5×8×1.02(ms)=40.8ms.

### **Last Page Set**

This command is to set the last page displayed in a movie and the setting is also depending on the cycle time of loops played in a movie.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Last Page	W	0	0	0	1	0	1	0	1	15h
Set	W	Х	Х	Х	Х	MLP3	MLP2	MLP1	MLP0	00h

MLP3	MLP2	MLP1	MLP0	RAM Pag	e Address	Remarks
IVILPS	IVILP2	IVILPT	IVILPU	Gray Mode	Binary Mode	Remarks
0	0	0	0	Page1	Page1	(Default)
0	0	0	1	Page2	Page2	_
0	0	1	0	_	Page3	_
0	0	1	1	_	Page4	_
0	1	0	0	_	Page5	_
0	1	0	1	_	Page6	_
0	1	1	0	_	Page7	_
0	1	1	1	_	Page8	_
1	0	0	0	_	Page9	_
1	0	0	1	_	Page10	_
1	0	1	0	_	Page11	_
1	0	1	1	_	Page12	_
1	1	0	0	_	Page13	_
1	1	0	1		Page14	_
1	1	1	0	_	— Page15	
1	1	1	1	_	Page16	_

Note: If programmed command data is not defined, the function will not be affected.



### **Picture Scrolling Control**

This command is used to control the scrolling function on/off and picture scrolling direction.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Picture Scrolling	W	0	0	1	0	0	0	0	0	20h
Control	W	SCEN	Х	RL	HSP4	HSP3	HSP2	HSP1	HSP0	00h

SCEN	Scrolling Function SW	Remarks
0	OFF	Default
1	ON	_

RL	Scrolling Direction	Remarks
0	Left	Default
1	Right	_

Horizontal Scrolling Speed= $(HSP[4:0]+1)\times 32\times 1$  frame time= $(1\sim 32)\times 32\times 1$  frame time= $(32\sim 1024)\times 1$  frame time.

The setup time is based on the OSC frequency.

Pixel	1 Frame Time
8×9	((256+16)×9)/2.4MHz≈1.02ms

For example, When HSP [4:0]=3, Horizontal Scrolling Speed=4×32×1.02(ms)=130.56ms

Note: 1. If programmed command data is not defined, the function will not be affected.


- 2. Single row horizontal scrolling.
- 3. When the scrolling mode is enabled, it is not recommended to execute the fade function or movie function.
- 4. The function is suitable for the Gray Mode only. In the Binary Mode, the scrolling function is invalid.

#### **Example – Horizontal Scrolling Set**

Set the display RAM data for each page as follows:



After the scrolling function is enabled, the status of left or right scrolling is as follows:



#### **Display Mode**

This command is used to set the LED matrix display mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Diaplay Mada	W	0	0	1	1	0	0	0	0	30h
Display Mode	W	Х	Х	Х	Х	Х	Х	Х	MP	00h

MP	Display Mode	Remarks
0	Picture	Default
1	Movie	_

Note: If programmed command data is not defined, the function will not be affected.

Rev. 1.40 26 May 16, 2023



### **Configuration Mode**

The command can be used to set the Binary Mode or Gray Mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Binary/Gray	W	0	0	1	1	0	0	0	1	31h
Select	W	BGS	Х	Х	Х	Х	Χ	Χ	Х	00h

BGS	Select	Remarks
0	Gray	Default
1	Binary	_

Note: If programmed command data is not defined, the function will not be affected.

#### **Fade Function Control**

This command is used to control the fade function on/off, the display option. This command parameter is validated during the Timing 1 period of each frame when the command is set.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Fade Function	W	0	0	1	1	0	0	1	0	32h
Control	W	FFEN	GMEN	GFEN	FOT	FET1	FET0	FLT1	FLT0	4Ah

FFEN	Fade Function Control SW	Remarks
0	Disable	Default
1	Enable	_

GMEN	CA Output Option Selection	Remarks
0	Linear Intensity Mode	_
1	Gamma Intensity Mode	Default

GI	FEN	Display Option Selection	Remarks
	0	Each Dot	Default
	1	Global	_

FOT	Fade Out Time Control (T3)	Remarks
0	T1	Default
1	T1×2	_

FET1	FET0	Extinguish Time Control (T4)	Remarks
0	0	T1×0.25	_
0	1	T1×0.5	_
1	0	T1	Default
1	1	T1×2	_

FLT1	FLT0	Light Time Control (T2)	Remarks
0	0	T1×0.25	_
0	1	T1×0.5	_
1	0	T1	Default
1	1	T1×2	_

Note: 1. If programmed command data is not defined, the function will not be affected.


2. The T1 time is controlled by the Write Dot Fade Data Command of RAM R/W commands.

3. In the Binary Mode the Fade for each dot function is invalid.




# **Fade Function**


# (1) Linear intensity mode



# (2) Gamma intensity mode



# **Blinking Function**



Rev. 1.40 28 May 16, 2023



#### **Global Fade Time**

The device contains a versatile blinking function. The whole display can be made to blink or fade times selected by the global blinking/fade time command, this command parameter is validated by each timing 1 of frame when the command is set.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Global Fade	W	0	0	1	1	0	0	1	1	33h
Time	W	GFS	Х	Х	Х	Χ	GFT2	GFT1	GFT0	00h

Note: The blinking times are integer multiples of the system frequency. The ratios between the system oscillator and the blinking times depend upon the mode, in which the device is operating.

GFS	Select	Remarks
0	Fade Mode	Default
1	Global Blink Mode	_

GFT2	GFT1	GFT0	Global Fade Time (T1)	Remarks
0	0	0	OFF	Default
0	0	1	256 frames	1×256
0	1	0	512 frames	2×256
0	1	1	1024 frames	4×256
1	0	0	1536 frames	6×256
1	0	1	2048 frames	8×256
1	1	0	2560 frames	10×256
1	1	1	3072 frames	12×256


Note: 1. If programmed command data is not defined, the function will not be affected.

2. The setup time is based on OSC frequency.


Pixel	1 frame time
8×9	((256+16)×9)/2.4MHz≈1.02ms

### **Examples**

• Blink Output Type – Blinking Time = 2sec



• Fade Output Type – Blinking Time = 2sec





#### **Cascade Mode**

This command will select master/slave mode.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Cascade Mode	W	0	0	1	1	0	1	0	0	34h
	W	Х	Х	Х	Х	Х	Х	MS1	MS0	00h

MS1	MS0	SYNC pin Status	Remarks
0	0	High impedance	Default     Only single chip application
0	1	Oscillator output mode	Master Mode
1	0	Oscillator input mode	Slave Mode
1	1	High impedance	_

Note: It is not recommended to change between MASTER and SLAVE mode after a system oscillator enable.

# **System Control**

This command controls the system oscillator on/off and display on/off.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
System Control	W	0	0	1	1	0	1	0	1	35h
	W	Х	Х	Х	Х	Х	Х	FON	DON	00h

FON	DON	System Oscillator	LED Display	Remarks
0	X	Off	Off	Default     Standby mode     Temperature protection disable
1	0	On	Off	CA active
1	1	On	On	Normal display mode

Note: If programmed command data is not defined, the function will not be affected.

### **Constant Current Ratio**

This command is used to select the constant current ratio according to the LED panel characteristics.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Constant	W	0	0	1	1	0	1	1	0	36h
Current Ratio	W	Х	Х	Х	Х	CC3	CC2	CC1	CC0	0Ah

CC3	CC2	CC1	CC0	Constant Current Ratio	Remarks
0	0	0	0	3mA	_
0	0	0	1	6mA	_
0	0	1	0	9mA	_
0	0	1	1	12mA	_
0	1	0	0	15mA	_
0	1	0	1	18mA	_
0	1	1	0	21mA	_
0	1	1	1	24mA	_
1	0	0	0	27mA	_
1	0	0	1	30mA	_
1	0	1	0	33mA	Default
1	0	1	1	36mA	_
1	1	0	0	39mA	_
1	1	0	1	42mA	_
1	1	1	0	45mA	_
1	1	1	1	48mA	_

Note: If programmed command data is not defined, the function will not be affected.

Rev. 1.40 30 May 16, 2023




# **Brightness Control**

This command controls the 256-step PWM luminance control. It has a common setting for all dots by digital dimming duty adjustment.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Brightness	W	0	0	1	1	0	1	1	1	37h
control	W	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFh

BC7	BC6	BC5	BC4	ВС3	BC2	BC1	BC0	Digital Dimming Duty	Remarks
0	0	0	0	0	0	0	0	0/255	_
0	0	0	0	0	0	0	1	1/255	_
0	0	0	0	0	0	1	0	2/255	_
0	0	0	1	0	0	0	0	16/255	_
0	0	0	1	0	0	0	1	17/255	_
0	0	0	1	0	0	1	0	18/255	_
			l				•	1	1
1	0	0	0	0	0	0	0	128/255	_
1	0	0	0	0	0	0	1	129/255	_
1	0	0	0	0	0	1	0	130/255	_
			l				•	1	1
1	1	1	1	1	1	0	0	252/255	_
1	1	1	1	1	1	0	1	253/255	_
1	1	1	1	1	1	1	0	254/255	_
1	1	1	1	1	1	1	1	255/255	Default

Note: The luminance = Maximum constant current ratio set values ( $I_{CA}$ ) × Brightness Digital Dimming Duty (set by BC[7:0]), as shown in the accompanying diagram.



#### **Mode Control**

This command is used to control the thermal shutdown circuit and open/short detection functions.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Mada Cantual	W	0	0	1	1	1	0	0	0	38h
Mode Control	W	TSDEN	TSDS	Х	Х	X	Х	ODEN	SDEN	00h

TSDEN	TSDS Temperature Protection SW		Control Mode	Remarks		
0	X	OFF	_	Default		
1	0	ON	User Control	Users read TSDF flag to control the display on/off		
1	1	ON	Auto Control	Auto control the display on/off		

ODEN	Open Detection Start	Remarks
0	OFF	Default
1	ON (Auto detect)	_

SDEN	Short Detection Start	Remarks
0	OFF	Default
1	ON (Auto detect)	_

Note: 1. If the TSDS bit is "1", the Temperature protection function will enter Auto control mode:

- When the chip junction temperatures exceeds 150°C, the entire IC display will be off.
- When the chip junction temperatures falls below 125°C. The device will resume operation with a normal display.
- 2. If the TSDS bit is "0", the Temperature protection function will enter user control mode:
  - The TSDF flag bit will be read to determine if the IC display is off.
  - When the chip junction temperatures exceeds 150°C, the TSDF flag bit is set to "1".
  - When the chip junction temperatures falls below 125°C, the TSDF flag bit is cleared to "0".
- 3. Open/Short detection can be enabled through ODEN/SDEN bit setting.

  Firstly use the constant current ratio command to set the LED current. It is recommended to use 9mA for this test.

And then enable the open/short detection. Lastly read the open/short detection data.

Once the ODEN/SDEN is set high to enable the detection function, all other operation
modes are ignored and the system starts to re-run the LED matrix for the LED open
short detection.

Rev. 1.40 32 May 16, 2023




# **Blanking Control Voltage Setting**

This command is used to control the blanking control voltage on/off function as well as setting the value of the blanking control voltage during the LED output blanking time.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Blanking	W	0	0	1	1	1	0	0	1	39h
Voltage Set	W	VBEN	Х	Х	Х	VB3	VB2	VB1	VB0	0Fh

VBEN	Blanking Voltage Function SW	Remarks
0	OFF	Default
1	ON	_

VB3	VB2	VB1	VB0	Blanking Voltage (V)	Remarks
0	0	0	0	LED_VSS	_
0	0	0	1	LED_V <sub>DD</sub> × (1/15)	_
0	0	1	0	LED_V <sub>DD</sub> × (2/15)	_
0	0	1	1	LED_V <sub>DD</sub> × (3/15)	_
0	1	0	0	LED_V <sub>DD</sub> × (4/15)	_
0	1	0	1	LED_V <sub>DD</sub> × (5/15)	_
0	1	1	0	LED_V <sub>DD</sub> × (6/15)	_
0	1	1	1	LED_V <sub>DD</sub> × (7/15)	_
1	0	0	0	LED_V <sub>DD</sub> × (8/15)	_
1	0	0	1	LED_V <sub>DD</sub> × (9/15)	_
1	0	1	0	LED_V <sub>DD</sub> × (10/15)	_
1	0	1	1	LED_V <sub>DD</sub> × (11/15)	_
1	1	0	0	LED_V <sub>DD</sub> × (12/15)	_
1	1	0	1	LED_V <sub>DD</sub> × (13/15)	_
1	1	1	0	LED_V <sub>DD</sub> × (14/15)	
1	1	1	1	LED_V <sub>DD</sub>	Default





# **Read Open Detection Data**

The read open detection data format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.		
- 10	W	0	1	1	1	0	1	0	0	74h		
Read Open Detection Data	R		Dummy Data									
Detection Bata	R			Read Data								

Note: Each dot Detect time is equal to the input CLK pulse time.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
1st	0	1	1	1	0	1	0	0	74h
2nd	0	0	0	0	0	0	0	0	00h
3rd	C1-8	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	00h
4th	C2-8	C2-7	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	00h
5th	C3-8	C3-7	C3-6	C3-5	C3-4	C3-3	C3-2	C3-1	00h
6th	C4-8	C4-7	C4-6	C4-5	C4-4	C4-3	C4-2	C4-1	00h
7th	C5-8	C5-7	C5-6	C5-5	C5-4	C5-3	C5-2	C5-1	00h
8th	C6-8	C6-7	C6-6	C6-5	C6-4	C6-3	C6-2	C6-1	00h
9th	C7-8	C7-7	C7-6	C7-5	C7-4	C7-3	C7-2	C7-1	00h
10th	C8-8	C8-7	C8-6	C8-5	C8-4	C8-3	C8-2	C8-1	00h
11th	C9-8	C9-7	C9-6	C9-5	C9-4	C9-3	C9-2	C9-1	00h

### **Read Short Detection Data**

The read short detection data format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
D 101 1	W	0	1	1	1	0	1	0	1	75h
Read Short Detection Data	R	Dummy Data								00h
Detection bata	R	Read Data								_

Note: Each dot Detect time is equal to the input CLK pulse time.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
1st	0	1	1	1	0	1	0	0	74h
2nd	0	0	0	0	0	0	0	0	00h
3rd	C1-8	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	00h
4th	C2-8	C2-7	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	00h
5th	C3-8	C3-7	C3-6	C3-5	C3-4	C3-3	C3-2	C3-1	00h
6th	C4-8	C4-7	C4-6	C4-5	C4-4	C4-3	C4-2	C4-1	00h
7th	C5-8	C5-7	C5-6	C5-5	C5-4	C5-3	C5-2	C5-1	00h
8th	C6-8	C6-7	C6-6	C6-5	C6-4	C6-3	C6-2	C6-1	00h
9th	C7-8	C7-7	C7-6	C7-5	C7-4	C7-3	C7-2	C7-1	00h
10th	C8-8	C8-7	C8-6	C8-5	C8-4	C8-3	C8-2	C8-1	00h
11th	C9-8	C9-7	C9-6	C9-5	C9-4	C9-3	C9-2	C9-1	00h

Rev. 1.40 34 May 16, 2023



# **Read Register Status**

The command can be used to obtain the device internal status. The read register status format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Read Status	W	0	1	1	1	0	0	0	0	70h
Read Status	R	Read Data							_	

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Def.
_	0	1	1	1	0	0	0	0	Read Register Status Command	70h
1st	Х	Х	Х	Х	Х	Х	Х	MP	Picture/Movie Display Mode	00h
2nd	BGS	Х	Х	Х	Х	Х	Х	Х	Binary/Gray Mode	00h
3rd	FFEN	GMEN	GFEN	FOT	FET1	FET0	FLT1	FLT0	Fade Parameter Settings	4Ah
4th	GFS	Х	X	X	X	GFT2	GFT1	GFT0	Global Fade Time	00h
5th	Х	Х	X	Х	X	Х	MS1	MS0	Master or Slave Mode	00h
6th	×	Х	Х	Х	Х	Х	FON	DON	System Oscillator On/Off and Display On/Off Status	00h
7th	Х	Х	X	X	CC3	CC2	CC1	CC0	Constant Current Ratio	0Ah
8th	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	Luminance – 256 steps	FFh
9th	TSDEN	TSDS	Х	Х	Х	Х	ODEN	SDEN	Thermal Protection On/Off Open/Short Detection On/Off	00h
10th	VBEN	X	X	X	VB3	VB2	VB1	VB0	Blanking Voltage – 16 steps	00h
11th	SCEN	X	RL	HSP4	HSP3	HSP2	HSP1	HSP0	Scrolling Function Status	00h
12th	×	X	Х	Х	PFS3	PFS2	PFS1	PFS0	Picture Display First Address Setting	00h
13th	MEN	Х	Х	Х	MFS3	MFS2	MFS1	MFS0	Movie Display First Address Setting	00h
14th	×	X	Х	Х	MFL3	MFL2	MFL1	MFL0	Movie Display Play Length Setting	01h
15th	×	Х	Х	Х	мст3	МСТ2	MCT1	мсто	Movie Display Play Cycle Time Setting	00h
16th	Х	Х	MPD5	MPD4	MPD3	MPD2	MPD1	MPD0	Delay Time between two pages in a movie	04h
17th	Х	Х	Х	Х	MLP3	MLP2	MLP1	MLP0	The Last Page in a movie	00h



### **Read Movie Frame Status**

The read movie frame status format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Read Movie	W	0	1	1	1	0	0	0	1	71h
Frame Status	R	MOF1	MOF0	Χ	Χ	MDF3	MDF2	MDF1	MDF0	00h

MOF1	MOF0	Movie Operation Status	Remarks
0	X	No Movie	_
1	0	Movie is Playing	_
1	1	Movie is finished	_

MDE2	MDEO	MDE4	MDEO	RAM Page	e Address	Damanka
MDF3	MDF2	MDF1	MDF0	Gray Mode	Binary Mode	Remarks
0	0	0	0	Page1	Page1	(Default)
0	0	0	1	Page2	Page2	_
0	0	1	0	_	Page3	_
0	0	1	1	_	Page4	_
0	1	0	0	_	Page5	_
0	1	0	1	_	Page6	_
0	1	1	0	_	Page7	_
0	1	1	1	_	Page8	_
1	0	0	0	_	Page9	_
1	0	0	1	_	Page10	_
1	0	1	0	_	Page11	_
1	0	1	1	_	Page12	_
1	1	0	0	_	Page13	_
1	1	0	1	_	Page14	_
1	1	1	0	_	Page15	_
1	1	1	1	_	Page16	_

Note: If programmed command data is not defined the function will not be affected.

# **Read Movie Loop Status**

The read movie loop status format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Read Movie	W	0	1	1	1	0	0	1	0	72h
Loop Status	R	MOL1	MOL0	Х	Х	MLP3	MLP2	MLP1	MLP0	00h

MOL1	MOL0	Movie Operation Status	Remarks
0	X	No Movie	_
1	0	Loops are playing	_
1	1	Loop play is finished	_

MLP3	MLP2	MLP1	MLP0	Displayed Loop	Remarks
0	0	0	0	Loop1	_
0	0	0	1	Loop2	_
0	0	1	0	Loop3	_
0	0	1	1	Loop4	_
0	1	0	0	Loop5	_
0	1	0	1	Loop6	_
0	1	1	0	Loop7	_
0	1	1	1	Loop8	_
1	X	X	Х	Endless	Display Loop1~loop8 repeatedly

Rev. 1.40 36 May 16, 2023



## **Read Function Flag**


The read function flag format is as below.

Command	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def.
Read Function	W	0	1	1	1	0	0	1	1	73h
Flag	R	CAF	Х	Х	Х	Х	Х	Х	TSDF	00h

CAF	Scanning Location	Remarks
0	Other CA	_
1	CA0	_

TSDF	<b>Chip Junction Temperature</b>	Remarks
0	< 125°C	Default When the chip junction temperature falls below 125°C, the TSDF flag bit is cleared to "0".
1	> 150°C	When the chip junction temperature exceeds 150°C, the TSDF flag bit is set to "1".

The relationship between the CA0 scanning location and CAF flag is shown as follows.





## **SPI 3-wire Serial Interface**

The HT16D31A device includes an SPI 3-wire serial interface.


The CSB pin is used to identify the transmitted data. The transmission is controlled by the active low signal CSB, After the CSB falls to a low level, the data can start to be transferred. The data is transferred from the MSB of each byte (MSB First), and the data is shifted into a register at the rising edge of CLK. The input data is automatically loaded into a register for every 8 bits of input data. The sequence starts from the falling edge of the CSB signal.

For the read mode, when CSB is low the DIO pin will change into an output mode after sending a read command code and the start read address setup value. If the MCU sets the CSB signal to a high level after receiving the output data, the DIO pin will be changed into an input mode and the read mode cycle will terminate. For the read mode, the data is outputted from DIO pin at falling edge of CLK.


#### **Write Operation**

#### **Command Byte Transfer**

Single Command Byte




Compound Command Byte



## **Data Byte Transfer**

• Single Write RAM Data Operation




Note: If the input memory location value is greater than the limit value, the input memory location value will be invalid.

Rev. 1.40 38 May 16, 2023



### • Pages Write RAM Data Operation




Note: If the memory location exceeds the limit value, the memory pointer will return to 00H. The Memory location limit values are shown as below.

Memory Location Limit Value				
Wode	Display Data	Fade Data LED On/Off Contr		
Binary	08h	No support function		
Gray	87h	83h	08h	

## **Read Operation**


- 1. The data must be read in byte units.
- 2. It is recommended that the host controller should read in the data from the DIO line between the rising edge of the CLK line and the falling edge of the next CLK line.

### • Single Read RAM Data Operation



Note: If the input memory location value is greater than the limit value, the input memory location value will be invalid.

### Page Read RAM Data Operation




Note: If the memory location exceeds the limit value, the memory pointer will return to 00H. The Memory location limit values are shown as below.

Mode	Memory Location Limit Value				
Wode	Display Data	Fade Data	LED On/Off Control		
Binary	08h	No support function			
Gray	87h	83h	08h		




### • Read Register Status




Note: 1. The display data must be read in byte units.

2. If the register location exceeds the limit value, the register pointer will return to the first address. The register location has a limit value of 20.


### • Read Movie Frame Status



## • Read Movie Loop Status




### Read Function Flag



Rev. 1.40 40 May 16, 2023




### • Read Open Detection Data



Note: 1. The display data must be read in byte units.

2. If the register location exceeds the limit value, the register pointer will return to the first address. The register location has a limit value of 09th address.

#### • Read Short Detection Data



Note: 1. The display data must be read in byte units.

2. If the register location exceeds the limit value, the register pointer will return to the first address. The register location has a limit value of 09th address.




## I<sup>2</sup>C Serial Interface

The HT16D31B device includes an I<sup>2</sup>C serial interface.

The  $I^2C$  bus is a bidirectional two-line communication link between different ICs or modules. The two lines of the interface are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via a pull-up resistor, typically a value of  $10k\Omega$  for a frequency of 100kHz. When the bus is free both lines will be high. The output stages of devices connected to the bus must have open-drain or open-collector output types to implement the wired-AND function necessary for connection. Data transfer is initiated only when the bus is not busy.


#### **Data Validity**

The data on the SDA line must be stable during the clock high period. The high or low state of the data line can only change when the clock signal on the SCL line is low as shown in the accompanying diagram.




#### **START and STOP Conditions**

- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus remains busy if a repeated START (Sr) is generated instead of a STOP condition. The START(S) and repeated START (Sr) conditions are functionally identical.



#### **Byte Format**

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first.




Rev. 1.40 42 May 16, 2023



## **Acknowledge**

- Each byte of eight bit length is followed by one acknowledge bit. This acknowledges bit is a low
  level placed on the bus by the receiver. The master generates an extra acknowledge related clock
  pulse.
- A slave receiver which is addressed must generate an Acknowledge, ACK, after the reception of each byte.
- The device that provides an Acknowledge must pull down the SDA line during the acknowledge clock pulse so that it remains at a stable low level during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high during the 9th pulse so as to not acknowledge. The master will generate a STOP or a repeated START condition.



#### Slave Addressing

- The device requires an 8-bit slave address word following a start condition to enable the device for a write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits. Refer to the diagram showing the slave Address. This is common to all LED devices.
- The slave address byte is the first byte received following the START condition from the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines whether a read or write operation is to be performed. When the R/W bit is "1", then a read operation is selected. A "0" selects a write operation.
- The address bits are "1, 1, 0, 1, 1, A1, A0". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an Acknowledge on the SDA line.



Note: 1. When the AD pin is connected to V<sub>SS</sub> (GND), the [A1,A0] bits should be set to [0,0]

- 2. When the AD pin is connected to  $V_{DD}$ , the [A1,A0] bits should be set to [1,1]
- 3. When the AD pin is connected to the SCL, the [A1,A0] bits should be set to [0,1]
- 4. When the AD pin is connected to the SDA, the [A1,A0] bits should be set to [1,0]
- 5. Common address that all devices are responding on the slave address bits are "0,1,0,1,1,1,0"


Rev. 1.40 43 May 16, 2023



#### **Write Operation**


#### Single Command Byte

A command byte write operation requires a START condition, a slave address with an R/W bit, a command (1st) and a STOP condition.



#### Compound Command Byte

A byte write operation requires a START condition, a slave address with an R/W bit, a command (1st), one or more register byte commands (2nd~nth) and a STOP condition for compound command byte.



## • Single Write RAM Data Byte Operation


Following a START condition, the slave address with R/W bit is placed on the bus. Then follows the display data address setup command code (1st). The address point (An) is then written to the address pointer (2nd) and then valid data and a STOP condition for a compound write single data byte.



Note: If the input memory location value is greater than the limit value, the input memory location value will be invalid.

### • Page Write RAM Data Operation

Following a START condition, the slave address with R/W bit is placed on the bus along with the display data address setup command code (1st) and the address point, An, (2nd). The data to be written to the memory is next, after which the internal address pointer is incremented to the next address location on the reception of an acknowledge clock.



If memory location exceeds limit value, the memory pointer will return to 00H. The Memory location limit values are shown as below:

Mode	Memory Location Limit Value				
Wiode	Display Data	Fade Data LED on/off Co			
Binary	08h	No support function			
Gray	87h	83h	08h		


Rev. 1.40 44 May 16, 2023




## **Read Operation**

In this mode, the master reads the device data after setting the slave address. Following the R/W bit (="0"), and the acknowledge bit, then follows the address setting command code (1st). After this is the address pointer (An) which is written to the address pointer (2nd). Next come the START condition and slave address, followed by an R/W bit (="1"). The addressed data is then transmitted. The address pointer is only incremented on reception of an acknowledge clock. The device will place the data at address An+1 onto the bus. The master reads and acknowledges the new byte and the address pointer is incremented to "An+2". If only a read command is sent to the I<sup>2</sup>C interface, then dummy data is transmitted. This cycle for reading consecutive addresses will continue until the master sends a NACK and STOP condition.

#### Single Read RAM Data Operation



### Page Read RAM Data Operation



Note: 1. The cycle to read consecutive addresses will continue until the master sends a NACK and STOP condition.

2. If memory location exceeds limit value, the memory pointer will return to 00H. The Memory location limit values are shown as below:


Mode	Memory Location Limit Value				
Wode	Display Data	Fade Data	LED On/Off Control		
Binary	08h	No support function			
Gray	87h	83h	08h		

Rev. 1.40 45 May 16, 2023



#### **Read Register Status**

In this mode, the master reads the device data after setting the slave address. Following the R/W bit (= "0"), and the acknowledge bit, then follows the Read Register Status command code. Next is the START condition and slave address, followed by an R/W bit (= "1"). The addressed data is then transmitted.




Note: 1. If the register location exceeds the limit value, the register pointer will return to the 1st. The register location limit value is 20th address.

2. The cycle to read consecutive addresses will continue until the master sends a NACK and STOP condition.

#### **Read Movie Frame status**


In this mode, the master reads the device data after setting the slave address. Following the R/W bit (= "0"), and the acknowledge bit, then follows the Read Movie Frame Status command code. Next is the START condition and slave address, followed by an R/W bit (= "1"). The addressed data is then transmitted.



Note: The cycle to read consecutive addresses will continue until the master sends a NACK and STOP condition.

#### **Read Movie Loop Status**

In this mode, the master reads the device data after setting the slave address. Following the R/W bit (= "0"), and the acknowledge bit, then follows the Read Movie Loop Status command code. Next is the START condition and slave address, followed by an R/W bit (= "1"). The addressed data is then transmitted.




Note: The cycle to read consecutive addresses will continue until the master sends a NACK and STOP condition.

Rev. 1.40 46 May 16, 2023




#### **Read Function Flag**

In this mode, the master reads the device data after setting the slave address. Following the R/W bit (="0"), and the acknowledge bit, then follows the Read Function Flag command code. Next is the START condition and slave address, followed by an R/W bit (="1"). The addressed data is then transmitted.



Note: The cycle to read consecutive addresses will continue until the master sends a NACK and STOP condition.


#### **Read Open Detection Data**



Note: 1. The display data must be read in byte units.

2. If the register location exceeds the limit value, the register pointer will return to the first address. The register location has a limit value of 09th address.

#### **Read Short Detection Data**



Note: 1. The display data must be read in byte units.

2. If the register location exceeds the limit value, the register pointer will return to the first address. The register location has a limit value of 09th address.

Rev. 1.40 47 May 16, 2023




## **Power Supply Sequence**


- If the power is individually supplied on the LED\_VDD and VDD pins, it is strongly recommended to follow the Holtek power supply sequence requirement.
- If the power supply sequence requirement is not followed, it may result in malfunction.

Holtek Power Supply Sequence Requirement.

- 1. Power-on sequence:  $Turn \ on \ the \ logic \ power \ supply \ V_{DD} \ first \ and \ then \ turn \ on \ the \ LED \ driver \ power \ supply \ LED\_V_{DD}.$
- 2. Power-off sequence: Turn off the LED driver power supply LED\_ $V_{DD}$ . First and then turn off the logic power supply  $V_{DD}$ .
- 3. The Holtek Power Supply Sequence Requirement must be followed no matter whether the LED\_ $V_{DD}$  voltage is higher than the  $V_{DD}$  voltage.
- When the LED\_ $V_{\text{DD}}$  voltage is equal to  $V_{\text{DD}}$  voltage application:



• When the LED  $V_{DD}$  voltage is greater than the  $V_{DD}$  voltage application




Rev. 1.40 48 May 16, 2023




## **Operation Flow Charts**

Access procedures are illustrated below by means of flowcharts.

#### Initialisation




## • Display Data Read/Write - Address Setting






## • Open Detection flow chart



#### Short Detection flow chart




Rev. 1.40 50 May 16, 2023




# **Application Circuits**

## Single-color LED Matrix Circuit





## Common Cathode or Common Anode RGB LED Matrix Circuit




Note: 1. The color of red, green and blue represents the three colors of LED RGBs, while the gray represents the location where LED cannot be connected.

2. Since the forward voltage  $(V_F)$  of different RGB LEDs is inconsistent, when wiring PCB board, it is necessary to place the same colors in same row (common cathode seven-segment RGB LEDs) or in same column (common anode seven-segment RGB LEDs).

Rev. 1.40 52 May 16, 2023




## Single LED IC Application



### **Cascade Function**


### LED Application Example - SPI 3-wire Serial Bus



Note: Cascading can also be implemented using software. Users must set the Master in the master mode and the Slave in the slave mode using commands. The CSB pin must be connected to the MCU individually for independent read and write.



## LED Application Example - I<sup>2</sup>C Serial Bus




Note: Cascading can also be implemented using software. Users must set the Master in the master mode and the Slave in the slave mode using commands. The CSB pin must be connected to the MCU individually for independent read and write.

Rev. 1.40 54 May 16, 2023



#### **Cascade Control Flow**

Access procedures are illustrated below using flowcharts.





## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information


Rev. 1.40 56 May 16, 2023



# 16-pin NSOP-EP (150mil) Outline Dimensions











Symbol		Dimensions in inch			
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.012	_	0.020		
C'	_	0.390 BSC	_		
D	_	_	0.069		
D1	0.152	_	0.186		
E	_	0.050 BSC	_		
E2	0.066	_	0.101		
F	0.000	_	0.006		
G	0.016	_	0.050		
Н	0.004	_	0.010		
α	0°	_	8°		


Cymphal		Dimensions in mm			
Symbol	Min.	Nom.	Max.		
A	_	6.00 BSC	_		
В	_	3.90 BSC	_		
С	0.31	_	0.51		
C'	_	9.90 BSC	_		
D	_	_	1.75		
D1	3.86	_	4.72		
E	_	1.27 BSC	_		
E2	1.68	_	2.56		
F	0.00	_	0.15		
G	0.40	_	1.27		
Н	0.10	_	0.25		
α	0°	_	8°		



# SAW Type 16-pin QFN (3mm×3mm for FP0.25mm) Outline Dimensions







Symbol		Dimensions in inch			
Symbol	Min.	Nom.	Max.		
A	0.028	0.030	0.031		
A1	0.000	0.001	0.002		
A3	_	0.008 REF	_		
b	0.007	0.010	0.012		
D	_	0.118 BSC	_		
E	_	0.118 BSC	_		
е	_	0.020 BSC	_		
D2	0.063	_	0.069		
E2	0.063	_	0.069		
L	0.008	0.010	0.012		
K	0.008	_	_		

Symbol		Dimensions in mm			
Symbol	Min.	Nom.	Max.		
A	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
A3	_	0.203 REF	_		
b	0.18	0.25	0.30		
D	_	3.00 BSC	_		
E	_	3.00 BSC	_		
е	_	0.50 BSC	_		
D2	1.60	_	1.75		
E2	1.60	_	1.75		
L	0.20	0.25	0.30		
K	0.20	_	_		

Rev. 1.40 58 May 16, 2023



Copyright<sup>®</sup> 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.