

- Cascading Circuitry Provided Internally
- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

| TYPES | TYPICAL MAXIMUM COUNT FREQUENCY | TYPICAL POWER DISSIPATION |
|-----------------|------------------------------------|------------------------------|
| 74LS192,74LS193 | 32 MHz | 95 mW |

description

These monolithic circuit, synchronous reversible (up/down) counters having • complexity of 55 equivalent gates. 74LS192 circuits are BCD counter* 74LS193 are 4-bit binary counters.

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.


The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input it pulsed while the other count input to high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input M is low. The output will change to agree with the data inputs independently of the count pulse. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of driver requirements, etc., required for long words.


These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

74LS192 74LS193

(TOP VIEW)




XD74LS192 DIP-16 XD74LS193 DIP-16






XD74LS192 DIP-16 XD74LS193 DIP-16

logic diagram (positive logic)



XD74LS192 DIP-16 XD74LS193 DIP-16

logic symbols†




XD74LS192 DIP-16 XD74LS193 DIP-16

74LS192 DECADE COUNTERS

typical clear, load, and count sequences

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.


XD74LS192 DIP-16 XD74LS193 DIP-16

74LS193 BINARY COUNTERS

typical clear, load, and count sequences

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

XD74LS192 DIP-16 XD74LS193 DIP-16

recommended operating conditions

| | | | 74LS192 74LS193 | | | UNIT |
|--------------------|--------------------------------------|-----|--------------------|------|------|------|
| | MIN | NOM | MAX | | | |
| V _{CC} | Supply voltage | | 4.75 | 5 | 5.25 | V |
| I _{OH} | High-level output current | | | -400 | | μA |
| I _{OL} | Low-level output current | | | | 8 | mA |
| f _{clock} | Clock frequency | | 0 | 25 | | MHz |
| t _w | Width of any input pulse | | 20 | | | ns |
| t _{su} | Clear inactive-state setup time | | 15 | | | ns |
| | Load inactive-state setup time | | 15 | | | ns |
| | Data setup time (see Figure 1) | | 20 | | | ns |
| t _h | Data hold time | | 5 | | | ns |
| T _A | Operating free-air temperature range | | 0 | 70 | | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS [†] | 74LS192 74LS193 | | | UNIT |
|-----------------|---|---|--|----------------------|------|
| | | MIN | TYP [‡] | MAX | |
| V _{IH} | High-level input voltage | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| V _{IK} | Input clamp voltage | V _{CC} = MIN, I _I = -18 mA | | -1.5 | V |
| V _{OH} | High-level output voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μA | 2.7 | 3.4 | V |
| V _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max | I _{OL} = 4 mA I _{OL} = 8 mA | 0.15 0.4 0.35 0.5 | V |
| I _I | Input current at maximum input voltage | V _{CC} = MAX, V _I = 7 V | | 0.1 | mA |
| I _{IH} | High-level input current | V _{CC} = MAX, V _I = 2.7 V | | 20 | μA |
| I _{IL} | Low-level input current | V _{CC} = MAX, V _I = 0.4 V | | -0.4 | mA |
| I _{OS} | Short-circuit output current [§] | V _{CC} = MAX | | -20 -100 | mA |
| I _{CC} | Supply current | V _{CC} = MAX, See Note 2 | | 19 34 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: I_{CC} is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER | FROM INPUT | TO OUTPUT | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|------------|-----------|--|-----|-----|-----|------|
| f _{max} | | | C _L = 15 pF, R _L = 2 kΩ, See Figures 1 and 2 | 25 | 32 | | MHz |
| t _{PLH} | UP | CO | | | 17 | 26 | |
| t _{PHL} | | | | 18 | 24 | | ns |
| t _{PLH} | DOWN | BO | | 16 | 24 | | |
| t _{PHL} | | | | 15 | 24 | | ns |
| t _{PLH} | UP OR DOWN | Q | | 27 | 38 | | |
| t _{PHL} | | | | 30 | 47 | | ns |
| t _{PLH} | LOAD | Q | | 24 | 40 | | |
| t _{PHL} | | | | 25 | 40 | | ns |
| t _{PHL} | CLR | Q | | 23 | 35 | | ns |

XD74LS192 DIP-16 XD74LS193 DIP-16


PARAMETER MEASUREMENT INFORMATION



- NOTES:**
- A. The pulse generators have the following characteristics: $Z_{out} \approx 50 \Omega$ and for the data pulse generator $PRR \leq 500 \text{ kHz}$, duty cycle = 50%; for the load pulse generator PRR is two times data PRR , duty cycle = 50%.
 - B. C_L includes probe and jig capacitance.
 - C. Diodes are 1N3064 or equivalent.
 - D. t_r and $t_f \leq 7 \text{ ns}$.
 - E. V_{ref} is 1.5 V for '192 and '193, 1.3 V for 74LS192,74LS193.

FIGURE 1A — CLEAR, SETUP AND LOAD TIMES

PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

- NOTES:**
- A. The pulse generators have the following characteristics: $Z_{out} \approx 50 \Omega$ and for the data pulse generator PRR $\leq 500 \text{ kHz}$, duty cycle = 50%; for the load pulse generator PRR is two times data PRR, duty cycle = 50%.
 - B. C_L includes probe and jig capacitance.
 - C. Diodes are 1N3064 or equivalent.
 - D. t_r and $t_f \leq 7 \text{ ns}$.
 - E. V_{ref} is 1.5 V for '192 and '193, 1.3 V for 74LS192,74LS193.

FIGURE 1B – CLEAR, SETUP, AND LOAD TIMES

XD74LS192 DIP-16 XD74LS193 DIP-16

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT

- NOTES:
- A. TM pulse generators have the following characteristics: PRR = 1 MHz, Z_g = 50 Ω, duty cycle = 50%.
 - B. C_l includes probe and jig capacitance.
 - C. Diodes are 1N3064 or equivalent.
 - D. Count-up and count-down pulse counts are for 74LS193 binary counters. Count cycle for 74LS192 decade counters is 1 through 10.
 - E. Waveforms for outputs Q_A, Q_B, and Q_C are omitted to simplify the drawing.
 - F. t_f and t_{ff} = 7 ns.
 - G. .3 V for 74LS192 and 74LS193.

FIGURE 2A – PROPAGATION DELAY TIMES

XD74LS192 DIP-16 XD74LS193 DIP-16

PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

- VOTES:
- A. The pulse generators have the following characteristics: PRR ■ 1 MHz, Z_g ■ 50 Ω duty cycle - 50%.
 - B. C_l includes probe and jig capacitance.
 - C. Diodes are 1N3064 or equivalent.
 - D. Count-up and count-down pulse shown are for the 74LS193 binary counters. Count cycle for 74LS192 decade counters is 1 through 10.
 - E. Waveforms for outputs Q_a, Q_b, and Q_c are omitted to simplify the drawing.
 - F. t_r and t_f ≤ 7 ns.
 - G. 1.3 V for 74LS192 and 74LS193.


FIGURE 2B – PROPAGATION DELAY TIMES

XD74LS192 DIP-16 XD74LS193 DIP-16

DIP



| DIM \ PINS ** | 14 | 16 | 18 | 20 |
|------------------|------------------|------------------|------------------|------------------|
| A MAX | 0.775 (19.69) | 0.775 (19.69) | 0.920 (23.37) | 1.060 (26.92) |
| A MIN | 0.745 (18.92) | 0.745 (18.92) | 0.850 (21.59) | 0.940 (23.88) |
| MS-001 VARIATION | AA | BB | AC | AD |



以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA